OXCF950 datasheet(38/66 Pages) OXFORD

38 / 66 page

DS-0027 Feb 06

External—Free Release

Page 38 of 66

OXCF950 rev B DATA SHEET

OXFORD SEMICONDUCTOR, INC.

LSR[2]: Received data parity error

logic 0

⇒ No parity error in normal mode or 9th bit of

received data is ‘0’ in 9-bit mode.

logic 1

⇒ Data has been received that did not have

correct parity in normal mode or 9th bit of

received data is ‘1’ in 9-bit mode.

The flag will be set when the data item in error is at the top

of the RHR and cleared following a read of the LSR. In 9-

bit mode LSR[2] is no longer a flag and corresponds to the

9th bit of the received data in RHR.

LSR[3]: Received data framing error

logic 0

⇒ No framing error.

logic 1

⇒ Data has been received with an invalid stop

bit.

This status bit is set and cleared in the same manner as

LSR[2]. When a framing error occurs, the UART will try to

re-synchronise by assuming that the error was due to

sampling the start bit of the next data item.

LSR[4]: Received break error

logic 0

⇒ No receiver break error.

logic 1

⇒ The receiver received a break.

A break condition occurs when the SIN line goes low

(normally signifying a start bit) and stays low throughout

the start, data, parity and first stop bit. (Note that the SIN

line is sampled at the bit rate). One zero character with

associated break flag set will be transferred to the RHR

and the receiver will then wait until the SIN line returns

high. The LSR[4] break flag will be set when this data item

gets to the top of the RHR and it is cleared following a read

of the LSR.

LSR[5]: THR empty

logic 0

⇒ Transmitter FIFO (THR) is not empty.

logic 1

⇒ Transmitter FIFO (THR) is empty.

LSR[6]: Transmitter and THR empty

logic 0

⇒ The transmitter is not idle

logic 1

⇒ THR is empty and the transmitter has

completed the character in shift register and is

in idle mode. (I.e. set whenever the transmitter

shift register and the THR are both empty.)

LSR[7]: Receiver data error

logic 0

⇒ Either there are no receiver data errors in the

FIFO or it was cleared by an earlier read of

LSR.

logic 1

⇒ At least one parity error, framing error or break

indication in the FIFO.

In 450 mode LSR[7] is permanently cleared, otherwise this

bit will be set when an erroneous character is transferred

from the receiver to the RHR. It is cleared when the LSR is

read. Note that in 16C550 this bit is only cleared when

all of the erroneous data are removed from the FIFO. In

9-bit data framing mode parity is permanently disabled, so

this bit is not affected by LSR[2].

OXCF950 датащи(PDF) 38 Page - Oxford Semiconductor

OXCF950 датащи(HTML) 38 Page - Oxford Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

датащи скачать

ссылки URL