OXCF950 datasheet(33/66 Pages) OXFORD

33 / 66 page

DS-0027 Feb 06

External—Free Release

Page 33 of 66

OXCF950 rev B DATA SHEET

OXFORD SEMICONDUCTOR, INC.

Name

Address

R/W

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

To access these registers LCR must be set to 0xBF

EFR

010

R/W

CTS

flow

control

RTS

Flow

control

Special

char

detect

Enhanced

mode

In-band flow control mode

XON1

100

R/W

XON Character 1

9-bit mode

Special character 1

XON2

101

R/W

XON Character 2

9-bit mode

Special Character 2

XOFF1

110

R/W

XOFF Character 1

9-bit mode

Special character 3

XOFF2

111

R/W

XOFF Character 2

9-bit mode

Special character 4

Table 25: 650 Compatible Registers

Name

Address

R/W

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

ASR 1,6,7

001

R/W 7

Idle

FIFO

size

FIFO-

SEL

Special

Char

Detect

DTR

RTS

Remote

Disabled

RFL 6

011

Number of characters in the receiver FIFO

TFL 3,6

100

Number of characters in the transmitter FIFO

ICR 3,8,9

101

R/W

Data read/written depends on the value written to the SPR prior to

the access of this register (see

Table 27)

Table 26: 950 Specific Registers

Note 1: Requires LCR[7] = 0

Note 2: Requires ACR[7] = 0

Note 3: Requires that last value written to LCR was not 0xBF

Note 4: To read this register ACR[7] must be = 0

Note 5: To read this register ACR[6] must be = 0

Note 6: Requires ACR[7] = 1

Note 7: Only bits 0 and 1 of this register can be written

Note 8: To read this register ACR[6] must be = 1

Note 9: This register acts as a window through which to read and write registers in the Indexed Control Register set

OXCF950 датащи(PDF) 33 Page - Oxford Semiconductor

OXCF950 датащи(HTML) 33 Page - Oxford Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

датащи скачать

ссылки URL