поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

56F803 датащи(PDF) 49 Page - Freescale Semiconductor, Inc

номер детали 56F803
подробное описание детали  16-bit Digital Signal Controllers
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F803 датащи(HTML) 49 Page - Freescale Semiconductor, Inc

Back Button 56F803 Datasheet HTML 45Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 46Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 47Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 48Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 49Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 50Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 51Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 52Page - Freescale Semiconductor, Inc 56F803 Datasheet HTML 53Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 57 page
background image
56F803 Technical Data, Rev. 16
44
Freescale Semiconductor
1.
Parasitic capacitance due to package, pin to pin, and pin to package base coupling. (1.8pf)
2.
Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing. (2.04pf)
3.
Equivalent resistance for the ESD isolation resistor and the channel select mux. (500 ohms)
4.
Sampling capacitor at the sample and hold circuit. (1pf)
Figure 3-26 Equivalent Analog Input Circuit
3.13 Controller Area Network (CAN) Timing
ADC Quiescent Current (both ADCs)
IADC
—50
—
mA
VREF Quiescent Current (both ADCs)
IVREF
—12
16.5
mA
1.
For optimum ADC performance, keep the minimum VADCIN value > 25mV. Inputs less than 25mV may convert to a digital
output code of 0.
2.
VREF must be equal to or less than VDDA and must be greater than 2.7V. For optimal ADC performance, set VREF to VD-
DA-0.3V.
3.
Measured in 10-90% range.
4.
LSB = Least Significant Bit.
5.
Guaranteed by characterization.
6.
tAIC = 1/fADIC
Table 3-17 CAN Timing2
Operating Conditions: VSS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, TA = –40× to +85×C, CL £ 50pF, MSCAN Clock = 30MHz
Characteristic
Symbol
Min
Max
Unit
Baud Rate
BRCAN
—1
Mbps
Bus Wakeup detection 1
T WAKEUP
5—
μs
Table 3-16 ADC Characteristics
Characteristic
Symbol
Min
Typ
Max
Unit
1
2
3
4
ADC analog input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com