AT83SND2CMP3B datasheet(13/241 Pages) ATMEL

номер детали	AT83SND2CMP3B

подробное описание детали	Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface

PDF	241 Pages

Scroll/Zoom	100%

производитель	ATMEL [ATMEL Corporation]

домашняя страница	http://www.atmel.com

Logo

13 / 241 page

4341F–MP3–03/06

AT8xC51SND2C/MP3B

Clock Controller

The AT8xC51SND2C clock controller is based on an on-chip oscillator feeding an on-chip Phase

Lock Loop (PLL). All internal clocks to the peripherals and CPU core are generated by this

controller.

5.1

Oscillator

The AT8xC51SND2C X1 and X2 pins are the input and the output of a single-stage on-chip

inverter (see Figure 5-1) that can be configured with off-chip components such as a Pierce oscil-

lator (see Figure 5-2). Value of capacitors and crystal characteristics are detailed in the section

“DC Characteristics”.

The oscillator outputs three different clocks: a clock for the PLL, a clock for the CPU core, and a

clock for the peripherals as shown in Figure 5-1. These clocks are either enabled or disabled,

depending on the power reduction mode as detailed in the section “Power Management” on

page 47. The peripheral clock is used to generate the Timer 0, Timer 1, MMC, SPI, and Port

sampling clocks.

Figure 5-1.

Oscillator Block Diagram and Symbol

Figure 5-2.

Crystal Connection

PCON.1

IDL

PCON.0

Peripheral

CPU Core

CKCON.0

÷ 2

PER

CLOCK

Clock

Peripheral Clock Symbol

CPU

CLOCK

CPU Core Clock Symbol

OSC

CLOCK

Oscillator Clock Symbol

Oscillator

Clock

VSS

AT83SND2CMP3B датащи(PDF) 13 Page - ATMEL Corporation

AT83SND2CMP3B датащи(HTML) 13 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL