AT83SND2CMP3B datasheet(75/241 Pages) ATMEL

75 / 241 page

4341F–MP3–03/06

AT8xC51SND2C/MP3B

14.2

Clock Generator

The audio interface clock is generated by division of the PLL clock. The division factor is given

by AUCD4:0 bits in CLKAUD register. Figure 14-2 shows the audio interface clock generator

and its calculation formula. The audio interface clock frequency depends on the incoming MP3

frames and the audio DAC used.

Figure 14-2. Audio Clock Generator and Symbol

As soon as audio interface is enabled by setting AUDEN bit in AUDCON1 register, the master

clock generated by the PLL is output on the SCLK pin which is the DAC system clock. This clock

is output at 256 or 384 times the sampling frequency depending on the DAC capabilities. HLR bit

in AUDCON0 register must be set according to this rate for properly generating the audio bit

clock on the DCLK pin and the word selection clock on the DSEL pin. These clocks are not gen-

erated when no data is available at the data converter input.

For DAC compatibility, the bit clock frequency is programmable for outputting 16 bits or 32 bits

per channel using the DSIZ bit in AUDCON0 register (see Section "Data Converter", page 75),

and the word selection signal is programmable for outputting left channel on low or high level

according to POL bit in AUDCON0 register as shown in Figure 14-3.

Figure 14-3. DSEL Output Polarity

14.3

Data Converter

The data converter block converts the audio stream input from the 16-bit parallel format to a

serial format. For accepting all PCM formats and I

2S format, JUST4:0 bits in AUDCON0 register

are used to shift the data output point. As shown in Figure 14-4, these bits allow MSB justifica-

tion by setting JUST4:0 = 00000, LSB justification by setting JUST4:0 = 10000, I

2S justification

by setting JUST4:0 = 00001, and more than 16-bit LSB justification by filling the low significant

bits with logic 0.

Table 14-1.

DAC Format Programing Examples

AUCD4:0

AUDCLK

Audio Interface Clock

AUDclk

PLLclk

AUCD1

---------------------------

Audio Clock Symbol

AUD

CLOCK

PLL

CLOCK

Left Channel

Right Channel

POL = 1

POL = 0

Left Channel

Right Channel

Dac Format

POL

DSIZ

JUST4:0

16-bit I

2S0

00001

> 16-bit I

2S0

00001

16-bit PCM

00000

18-bit PCM LSB justified

01110

20-bit PCM LSB justified

01100

20-bit PCM MSB justified

00000

AT83SND2CMP3B датащи(PDF) 75 Page - ATMEL Corporation

AT83SND2CMP3B датащи(HTML) 75 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL