AT83SND2CMP3B datasheet(111/241 Pages) ATMEL

111 / 241 page

111

4341F–MP3–03/06

AT8xC51SND2C/MP3B

16.6.2

Bulk/Interrupt OUT Transactions in Ping-pong Mode

Figure 16-10.

Bulk/Interrupt OUT Transactions in Ping-pong Mode

An endpoint should be first enabled and configured before being able to receive Bulk or Interrupt

packets.

When a valid OUT packet is received on the endpoint bank 0, the RXOUTB0 bit is set by the

USB controller. This triggers an interrupt if enabled. The firmware has to select the correspond-

ing endpoint, store the number of data Bytes by reading the UBYCTX register. If the received

packet is a ZLP (Zero Length Packet), the UBYCTX register value is equal to 0 and no data has

to be read.

When all the endpoint FIFO Bytes have been read, the firmware should clear the RXOUB0 bit to

allow the USB controller to accept the next OUT packet on the endpoint bank 0. This action

switches the endpoint bank 0 and 1. Until the RXOUTB0 bit has been cleared by the firmware,

the USB controller will answer a NAK handshake for each OUT requests on the bank 0 endpoint

FIFO.

When a new valid OUT packet is received on the endpoint bank 1, the RXOUTB1 bit is set by

the USB controller. This triggers an interrupt if enabled. The firmware empties the bank 1 end-

point FIFO before clearing the RXOUTB1 bit. Until the RXOUTB1 bit has been cleared by the

firmware, the USB controller will answer a NAK handshake for each OUT requests on the bank 1

endpoint FIFO.

The RXOUTB0 and RXOUTB1 bits are, alternatively, set by the USB controller at each new valid

packet receipt.

The firmware has to clear one of these 2 bits after having read all the data FIFO to allow a new

valid packet to be stored in the corresponding bank.

A NAK handshake is sent by the USB controller only if the banks 0 and 1 has not been released

by the firmware.

OUT

DATA0 (n Bytes)

ACK

HOST

UFI

C51

Endpoint FIFO bank 0 - Read Byte 1

RXOUTB0

Endpoint FIFO bank 0 - Read Byte 2

Endpoint FIFO bank 0 - Read Byte n

Clear RXOUTB0

OUT

DATA1 (m Bytes)

ACK

RXOUTB1

Endpoint FIFO bank 1 - Read Byte 1

Endpoint FIFO bank 1 - Read Byte 2

Endpoint FIFO bank 1 - Read Byte m

Clear RXOUTB1

OUT

DATA0 (p Bytes)

ACK

RXOUTB0

Endpoint FIFO bank 0 - Read Byte 1

Endpoint FIFO bank 0 - Read Byte 2

Endpoint FIFO bank 0 - Read Byte p

Clear RXOUTB0

AT83SND2CMP3B датащи(PDF) 111 Page - ATMEL Corporation

AT83SND2CMP3B датащи(HTML) 111 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL