поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC5200 датащи(PDF) 20 Page - Freescale Semiconductor, Inc

номер детали MPC5200
подробное описание детали  Hardware Specifications
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5200 датащи(HTML) 20 Page - Freescale Semiconductor, Inc

Back Button MPC5200 Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 24Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 80 page
background image
MPC5200 Data Sheet, Rev. 4
Electrical and Thermal Characteristics
Freescale Semiconductor
20
3.3.5
SDRAM
3.3.5.1
Memory Interface Timing-Standard SDRAM Read Command
Figure 5. Timing Diagram—Standard SDRAM Memory Read Timing
3.3.5.2
Memory Interface Timing-Standard SDRAM Write Command
In Standard SDRAM, all signals are activated on the Mem_clk from the Memory Controller and captured
on the Mem_clk clock at the memory device.
Table 18. Standard SDRAM Memory Read Timing
Sym
Description
Min
Max
Units
SpecID
tmem_clk MEM_CLK period
7.5
ns
A5.1
tvalid
Control Signals, Address and MBA Valid after
rising edge of MEM_CLK
—tmem_clk*0.5+0.4
ns
A5.2
thold
Control Signals, Address and MBA Hold after
rising edge of MEM_CLK
tmem_clk*0.5
ns
A5.3
DMvalid
DQM valid after rising edge of MEM_CLK
tmem_clk*0.25+0.4
ns
A5.4
DMhold
DQM hold after rising edge of MEM_CLK
tmem_clk*0.25-0.7
ns
A5.5
datasetup MDQ setup to rising edge of MEM_CLK
0.3
ns
A5.6
datahold MDQ hold after rising edge of MEM_CLK
0.2
ns
A5.7
MEM_CLK
Control Signals
MDQ (Data)
MA (Address)
NOTE: Control Signals are composed of RAS, CAS, MEM_WE, MEM_CS, MEM_CS1 and CLK_EN
Active
NOP
READ
NOP
NOP
NOP
NOP
thold
Row
Column
MBA (Bank Selects)
tvalid
thold
tvalid
thold
tvalid
DQM (Data Mask)
DMvalid
DMhold
NOP
datahold
datasetup



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com