поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC5200 датащи(PDF) 25 Page - Freescale Semiconductor, Inc

номер детали MPC5200
подробное описание детали  Hardware Specifications
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5200 датащи(HTML) 25 Page - Freescale Semiconductor, Inc

Back Button MPC5200 Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 29Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 80 page
background image
Electrical and Thermal Characteristics
MPC5200 Data Sheet, Rev. 4
Freescale Semiconductor
25
3.3.5.4
Memory Interface Timing-DDR SDRAM Write Command
Figure 9. DDR SDRAM Memory Write Timing
3.3.6
PCI
The PCI interface on the MPC5200 is designed to PCI Version 2.2 and supports 33-MHz and 66-MHz PCI
operations. See the PCI Local Bus Specification [4]; the component section specifies the electrical and
timing parameters for PCI components with the intent that components connect directly together whether
on the planar or an expansion board, without any external buffers or other “glue logic.” Parameters apply
at the package pins, not at expansion board edge connectors.
The MPC5200 is always the source of the PCI CLK. The clock waveform must be delivered to each
33-MHz or 66-MHz PCI component in the system. Figure 10 shows the clock waveform and required
measurement points for 3.3 V signaling environments. Table 22 summarizes the clock specifications.
Table 21. DDR SDRAM Memory Write Timing
Sym
Description
Min
Max
Units
SpecID
tmem_clk
MEM_CLK period
7.5
ns
A5.20
tDQSS
Delay from write command to first
rising edge of MDQS
—tmem_clk+0.4
ns
A5.21
MEM_CLK
Control Signals
MDQ (Data)
MEM_CLK
MDQS (Data Strobe)
NOTE: Control Signals signals are composed of RAS, CAS, MEM_WE, MEM_CS, MEM_CS1 and CLK_EN
Write
Write
Write
tdqss
Write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com