поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC5200 датащи(PDF) 30 Page - Freescale Semiconductor, Inc

номер детали MPC5200
подробное описание детали  Hardware Specifications
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5200 датащи(HTML) 30 Page - Freescale Semiconductor, Inc

Back Button MPC5200 Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 34Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 80 page
background image
MPC5200 Data Sheet, Rev. 4
Electrical and Thermal Characteristics
Freescale Semiconductor
30
3.3.7.2
Burst Mode
Table 25. Burst Mode Timing
NOTES:
1. Wait States (WS) can be programmed in the Chip Select X Register, Bit field WaitP and WaitX. It can be specified 0 - 65535.
2. Example:
Long Burst is used, this means the CS related BERx and SLB bits of the Chip Select Burst Control Register are set and a
burst on the internal XLB is executed. => LB = 1
Data bus width is 8 bit. => DS = 8
=> 41*2*(32/8) = 32 => ACK is asserted for 32 PCI cycles to transfer one cache line.
Wait State is set to 10. => WS = 10
1+10+32 = 43 => CS is asserted for 43 PCI cycles.
3. ACK is output and indicates the burst.
Sym
Description
Min
Max
Units Notes SpecID
tCSA
PCI CLK to CS assertion
-
1.8
ns
A7.20
tCSN
PCI CLK to CS negation
-
1.8
ns
A7.21
t1
CS pulse width
(1+WS+4LB*2*(32/DS))*
tPCIck
(1+WS+4LB*2*(32/DS))
*tPCIck
ns
1,2
A7.22
t2
ADDR valid before CS assertion
tIPBIck
tPCIck
ns
A7.23
t3
ADDR hold after CS negation
-
-0.7
ns
A7.24
t4
OE assertion before CS assertion
-
0.4
ns
A7.25
t5
OE negation before CS negation
-
0.4
ns
A7.26
t6
RW valid before CS assertion
tPCIck
-
ns
A7.27
t7
RW hold after CS negation
tPCIck
-
ns
A7.28
t8
DATA setup before rising edge of
PCI
1.8
-
ns
A7.29
t9
DATA hold after rising edge of PCI
0
-
ns
A7.30
t10
DATA hold after CS negation
0
(DC+1)*tPCIck
ns
A7.31
t11
ACK assertion after CS assertion
-
(WS+1)*tPCIck
ns
A7.32
t12
ACK negation before CS negation
-
0.6
ns
3
A7.33
t13
ACK pulse width
4LB*2*(32/DS)*tPCIck
4LB*2*(32/DS)*tPCIck
ns
2,3
A7.34
t14
CS assertion after TS assertion
-
0.8
ns
A7.35
t15
TS pulse width
tPCIck
tPCIck
ns
A7.36



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com