поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MCF5373CAB180 датащи(PDF) 33 Page - Freescale Semiconductor, Inc

номер детали MCF5373CAB180
подробное описание детали  Microprocessor Data Sheet
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MCF5373CAB180 датащи(HTML) 33 Page - Freescale Semiconductor, Inc

Back Button MCF5373CAB180 Datasheet HTML 29Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 30Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 31Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 32Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 33Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 34Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 35Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 36Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 37Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 42 page
background image
Preliminary Electrical Characteristics
MCF5373 ColdFire® Microprocessor Data Sheet, Rev. 0.3
Preliminary
Freescale Semiconductor
33
Figure 21 shows timing for the values in Table 17 and Table 16.
Figure 21. I2C Input/Output Timings
5.14 Fast Ethernet AC Timing Specifications
MII signals use TTL signal levels compatible with devices operating at either 5.0 V or 3.3 V.
5.14.1 MII Receive Signal Timing (FEC_RXD[3:0], FEC_RXDV,
FEC_RXER, and FEC_RXCLK)
The receiver functions correctly up to a FEC_RXCLK maximum frequency of 25 MHz +1%. There is no
minimum frequency requirement. In addition, the processor clock frequency must exceed twice the
FEC_RXCLK frequency.
Table 18 lists MII receive channel timings.
Figure 22 shows MII receive signal timings listed in Table 18.
NOTES:
1
Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum
frequency (IFDR = 0x20) results in minimum output timings as shown in Table 17. The I2C interface is
designed to scale the actual data transition time to move it to the middle of the SCL low period. The actual
position is affected by the prescale and division values programmed into the IFDR; however, the numbers
given in Table 17 are minimum values.
2
Because I2C_SCL and I2C_SDA are open-collector-type outputs, which the processor can only actively
drive low, the time I2C_SCL or I2C_SDA take to reach a high level depends on external signal capacitance
and pull-up resistor values.
3
Specified at a nominal 50-pF load.
Table 18. MII Receive Signal Timing
Num
Characteristic
Min
Max
Unit
M1
FEC_RXD[3:0], FEC_RXDV, FEC_RXER to FEC_RXCLK setup
5
ns
M2
FEC_RXCLK to FEC_RXD[3:0], FEC_RXDV, FEC_RXER hold
5
ns
M3
FEC_RXCLK pulse width high
35%
65%
FEC_RXCLK period
M4
FEC_RXCLK pulse width low
35%
65%
FEC_RXCLK period
I2
I6
I1
I4
I7
I8
I9
I5
I3
I2C_SCL
I2C_SDA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com