поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MCF5373CAB180 датащи(PDF) 24 Page - Freescale Semiconductor, Inc

номер детали MCF5373CAB180
подробное описание детали  Microprocessor Data Sheet
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MCF5373CAB180 датащи(HTML) 24 Page - Freescale Semiconductor, Inc

Back Button MCF5373CAB180 Datasheet HTML 20Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 21Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 22Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 23Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 24Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 25Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 26Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 27Page - Freescale Semiconductor, Inc MCF5373CAB180 Datasheet HTML 28Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 42 page
background image
MCF5373 ColdFire® Microprocessor Data Sheet, Rev. 0.3
Preliminary
Preliminary Electrical Characteristics
Freescale Semiconductor
24
Figure 12. Flexbus Write Timing
5.8
SDRAM Bus
The SDRAM controller supports accesses to main SDRAM memory from any internal master. It supports
either standard SDRAM or double data rate (DDR) SDRAM, but it does not support both at the same time.
5.8.1
SDR SDRAM AC Timing Characteristics
The following timing numbers indicate when data will be latched or driven onto the external bus, relative
to the memory bus clock, when operating in SDR mode on write cycles and relative to SD_DQS on read
cycles. The device’s SDRAM controller is a DDR controller that has an SDR mode. Because it is designed
to support DDR, a DQS pulse must still be supplied to device for each data beat of an SDR read. Te
processor accomplishes this by asserting a signal named SD_DQS during read cycles. Care must be taken
during board design to adhere to the following guidelines and specs with regard to the SDR_DQS signal
and its usage.
Table 11. SDR Timing Specifications
Symbol
Characteristic
Symbol
Min
Max
Unit
Notes
Frequency of Operation
TBD
80
Mhz
1
SD1
Clock Period
tSDCK
12.5
TBD
ns
2
SD2
Clock Skew
tSDSK
—TBD
SD3
Pulse Width High
tSDCKH
0.45
0.55
SD_CLK
3
FB_CLK
A[23:0]
D[31:0]
R/W
TS
FB_CSn
TA
FB1
FB2
FB3
FB3
FB6
FB7
OE
BE/BWEn



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com