HC705CT4GRSSLASHD datasheet(112/152 Pages) NXP

номер детали	HC705CT4GRS/D

подробное описание детали	General Release Specification

PDF	152 Pages

Scroll/Zoom	100%

производитель	NXP [NXP Semiconductors]

домашняя страница	http://www.nxp.com

Logo

112 / 152 page

EPROM

General Release Specification

MC68HC705CT4 — Rev. 2.0

112

EPROM

MOTOROLA

15.4.2 Programming Register

This register is used to program the EPROM array. Only the LATCH and

EPGM bits are available in user mode. To program a byte of EPROM,

set LATCH, write data to the desired address, and then set EPGM for

tEPGM. EPTST, MBE, TS1, and TS0 are available only in the special

modes, boot and test.

MORON — MOR On

READ: Only in special modes, user mode returns a logic 0

WRITE: Only in special modes

1 = Enables the decode to the MOR register latch. This feature

makes production testing and emulation easier. It is only valid

when IOOFF is cleared to zero.

0 = The MOR register is not in the map; INTSELB is not pulled at

$1F00.

EPTST — EPROM Test Mode Enable

READ: Only in special modes, user mode returns a logic 0

WRITE: Only in special modes

1 = Enables the functions of TS1 and TS0.

0 = TS1 and TS0 functions are disabled.

Address:

$0011

Bit 7

654321

Bit 0

Read:

MORON

EPTST

MBE

TS1

TS0

LATCH

EPGM

Write:

Reset:

00000000

Figure 15-4. Programing Register (PROG)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705CT4GRS/D датащи(PDF) 112 Page - NXP Semiconductors

HC705CT4GRS/D датащи(HTML) 112 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL