поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HC705CT4GRS/D датащи(PDF) 72 Page - NXP Semiconductors

номер детали HC705CT4GRS/D
подробное описание детали  General Release Specification
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705CT4GRS/D датащи(HTML) 72 Page - NXP Semiconductors

Back Button HC705CT4GRS/D Datasheet HTML 68Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 69Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 70Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 71Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 72Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 73Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 74Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 75Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 76Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 152 page
background image
Synchronous Serial Interface (SSI)
General Release Specification
MC68HC705CT4 — Rev. 2.0
72
Synchronous Serial Interface (SSI)
MOTOROLA
If (CPOL = 0), the first data bit will be driven out to the SDIO pin before
the first rising edge of SCK. Subsequent falling edges of SCK will shift
the remaining data bits out.
When receiving data in master mode, the T/R bit must be low and data
must be written to the data register to initiate clock generation.
When transmitting data in master mode, the T/R bit must be high.
When receiving data in slave mode, T/R bit must be low and the clock
and data must be supplied by external device.
When transmitting data in slave mode, T/R bit must be high, and data
must be written to the data register before the SSI is enabled to ensure
that proper data is transferred.
Figure 9-2. Serial I/O Port Timing
9.4 SSI Registers
The SSI has three registers: control, status, and data.
9.4.1 SSI Control Register
This register is located at address $001E and contains seven bits. A
reset clears all of these bits, except bit 3 which is set. Writes to this
register during a transfer should be avoided, with the exception of
clearing the SE bit to disable the SSI.
In addition, the clock polarity, rate, data format and master/slave
selection should not be changed while the SSI is enabled (SE = 1) or
SDIO
BIT 1
BIT 2
BIT 3
BIT 7
SCK
BIT 8
SE
SCK
(CPOL = 1)
(CPOL = 0)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com