поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HC705CT4GRS/D датащи(PDF) 73 Page - NXP Semiconductors

номер детали HC705CT4GRS/D
подробное описание детали  General Release Specification
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705CT4GRS/D датащи(HTML) 73 Page - NXP Semiconductors

Back Button HC705CT4GRS/D Datasheet HTML 69Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 70Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 71Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 72Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 73Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 74Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 75Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 76Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 77Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 152 page
background image
Synchronous Serial Interface (SSI)
SSI Registers
MC68HC705CT4 — Rev. 2.0
General Release Specification
MOTOROLA
Synchronous Serial Interface (SSI)
73
being enabled. Always disable the SSI first, by clearing the SE bit, before
altering these control bits within the SSI control register (SCR).
SIE — SSI Interrupt Enable
This bit determines whether an interrupt request should be generated
when a transfer is complete.
When set, an interrupt request is made if the CPU is in the run or wait
mode of operation and status flag bit SF is set.
When cleared, no interrupt requests are made by the SSI.
SE — SSI Enable
When set, this bit enables the SSI, makes PD5 the SCK pin, and
makes PD4 the SDIO pin.
When SE is cleared, any transmission in progress is aborted, the bit
counter is reset, and pins SCK and SDIO revert to being PD5 and
PD4.
LSBF — Least Significant Bit (LSB)First
When set, data is sent and received in a least significant bit (LSB) first
format.
When cleared, data is sent and received in a most significant bit
(MSB) first format.
MSTR — Master Mode
When set, this bit configures the SSI to the master mode. This means
that the transmission is initiated by a write to the data register and the
SCK pin becomes an output providing a synchronous data clock at a
rate determined by the SR bits.
Address:
$001E
Bit 7
654321
Bit 0
Read:
SIE
SE
LSBF
MSTR
CPOL
T/R
SR1
SR0
Write:
Reset:
00001000
Figure 9-3. SSI Control Register (SCR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com