поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

EDBA164B4PK-1DITF-R датащи(PDF) 83 Page - Micron Technology

номер детали EDBA164B4PK-1DITF-R
подробное описание детали  216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM Features
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICRON [Micron Technology]
домашняя страница  http://www.micron.com
Logo MICRON - Micron Technology

EDBA164B4PK-1DITF-R датащи(HTML) 83 Page - Micron Technology

Back Button EDBA164B4PK-1DITF-R Datasheet HTML 79Page - Micron Technology EDBA164B4PK-1DITF-R Datasheet HTML 80Page - Micron Technology EDBA164B4PK-1DITF-R Datasheet HTML 81Page - Micron Technology EDBA164B4PK-1DITF-R Datasheet HTML 82Page - Micron Technology EDBA164B4PK-1DITF-R Datasheet HTML 83Page - Micron Technology EDBA164B4PK-1DITF-R Datasheet HTML 84Page - Micron Technology EDBA164B4PK-1DITF-R Datasheet HTML 85Page - Micron Technology EDBA164B4PK-1DITF-R Datasheet HTML 86Page - Micron Technology EDBA164B4PK-1DITF-R Datasheet HTML 87Page - Micron Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 152 page
background image
under Voltage Ramp and Initialization Sequence). The MRW RESET command can be
issued from the idle state. This command resets all mode registers to their default val-
ues. Only the NOP command is supported during tINIT4. After MRW RESET, boot tim-
ings must be observed until the device initialization sequence is complete and the de-
vice is in the idle state. Array data is undefined after the MRW RESET command has
completed. For MRW RESET timing, see Voltage Ramp and Initialization Sequence.
MRW ZQ Calibration Commands
The MRW command is used to initiate a ZQ calibration command that calibrates output
driver impedance across process, temperature, and voltage. LPDDR2-S4 devices sup-
port ZQ calibration. To achieve tighter tolerances, proper ZQ calibration must be per-
formed.
There are four ZQ calibration commands and related timings: tZQINIT, tZQRESET,
tZQCL, and tZQCS. tZQINIT is used for initialization calibration; tZQRESET is used for
resetting ZQ to the default output impedance; tZQCL is used for long calibration(s); and
tZQCS is used for short calibration(s). See the MR10 Calibration (MA[7:0] = 0Ah) table
for ZQ calibration command code definitions.
ZQINIT must be performed for LPDDR2 devices. ZQINIT provides an output impe-
dance accuracy of ±15%. After initialization, the ZQ calibration long (ZQCL) can be used
to recalibrate the system to an output impedance accuracy of ±15%. A ZQ calibration
short (ZQCS) can be used periodically to compensate for temperature and voltage drift
in the system.
ZQRESET resets the output impedance calibration to a default accuracy of ±30% across
process, voltage, and temperature. This command is used to ensure output impedance
accuracy to ±30% when ZQCS and ZQCL commands are not used.
One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output im-
pedance errors within tZQCS for all speed bins if maximum sensitivities are met as
specified in Output Driver Sensitivity Definition and Output Driver Temperature and
Voltage Sensitivity. The appropriate interval between ZQCS commands can be deter-
mined using these tables and system-specific parameters.
Mobile LPDDR2 devices are subject to temperature drift rate (Tdriftrate) and voltage drift
rate (Vdriftrate) in various applications. To accommodate drift rates and calculate the
necessary interval between ZQCS commands, apply the following formula:
ZQ
correction
(T
sens × Tdriftrate) + (Vsens × Vdriftrate)
Where Tsens = MAX (dRONdT) and Vsens = MAX (dRONdV) define temperature and volt-
age sensitivities.
For example, if Tsens = 0.75%/˚C, Vsens = 0.20%/mV, Tdriftrate = 1˚C/sec, and Vdriftrate =
15 mV/sec, then the interval between ZQCS commands is calculated as:
1.5
(0.75 × 1) + (0.20 × 15)
= 0.4s
A ZQ calibration command can only be issued when the device is in the idle state with
all banks precharged.
No other activities can be performed on the data bus during calibration periods
216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM
MODE REGISTER WRITE Command
09005aef85eb530a
216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN
83
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2014 Micron Technology, Inc. All rights reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com