поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LTC2000 датащи(PDF) 38 Page - Analog Devices

номер детали LTC2000
подробное описание детали  16-/14-/11-Bit 2.5Gsps DACs
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

LTC2000 датащи(HTML) 38 Page - Analog Devices

Back Button LTC2000 Datasheet HTML 34Page - Analog Devices LTC2000 Datasheet HTML 35Page - Analog Devices LTC2000 Datasheet HTML 36Page - Analog Devices LTC2000 Datasheet HTML 37Page - Analog Devices LTC2000 Datasheet HTML 38Page - Analog Devices LTC2000 Datasheet HTML 39Page - Analog Devices LTC2000 Datasheet HTML 40Page - Analog Devices LTC2000 Datasheet HTML 41Page - Analog Devices LTC2000 Datasheet HTML 42Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 54 page
background image
LTC2000
38
2000fb
For more information www.linear.com/LTC2000
APPLICATIONS INFORMATION
For example, let us consider a system using multiple
DACs at 2.5Gsps in which the sample clock is designed
to arrive at the CKP/N pins of all DACs within 30ps of
one another. The sample clock period is 400ps, so the
maximum allowable timing mismatch between the data
clock signals at the DCKIP/N pins of all DACs will be (0.4 •
400ps) – 30ps = 130ps. For a system using multiple DACs
at 1.25Gsps, the allowable mismatch between DCKIP/N
pins will be (0.4 • 800ps) – 30ps = 290ps. In both cases,
once the DACs are synchronized the mismatch in the DAC
output timing will be limited to 30ps.
Once all the DAC sample clocks and LVDS data clocks are
aligned, determine whether any DACs are being updated
one cycle late (such as DAC X in Figure 15a) by determin-
ing whether DCKIP/N is arriving at the DACs within the
same CKP/N clock cycle. To do this in dual-port mode,
first use the phase comparator outputs SYNC_PH and
Table 12 to determine the delay from the DCKIP/N rising
edge to the next CKP/N rising edge for each DAC (mea-
sured in sample clock cycles).
Recall that the DCKIP/N timing mismatch must be kept
below 0.4 cycles of the sample clock. If DCKIP/N arrives at
CKP/N
DAC X
LTC2000
DCKIP/N
LVDS DATA
LVDS CLK
MATCHED
DELAYS
MATCHED
DELAYS
DAP/N
DBP/N
CKP/N
DAC Y
LTC2000
DCKIP/N
2000 F14
LVDS DATA
LVDS CLK
DAP/N
DBP/N
CLOCK
SOURCE
FPGA
DAP/N[15:0]
N
N+2
N+4
N+6
N+8
N+10
DBP/N[15:0]
DAC X
DCKIP/N
DAC X
IOUTP/N
DAC X
IOUTP/N
(ADJUSTED)
DAC Y
IOUTP/N
DAC Y
DCKIP/N
CKP/N
N+1
N+3
0.9
CYCLES
0.1 CYCLES
10 CYCLES
N
2000 F15a
N+5
N+7
N+9
N+11
N
N+1
N
N+1
9 CYCLES
10 CYCLES
Figure 14. System with Multiple LTC2000 DACs Synchronized
Figure 15a. Sample Waveforms — Synchronizing Multiple LTC2000s in Dual Port Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com