| поискавой системы для электроныых деталей |
|
AD9683 датащи(PDF) 43 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9683 датащи(HTML) 43 Page - Analog Devices |
|
43 / 45 page ![]() AD9683 Data Sheet Rev. D | Page 42 of 44 JESD204B Checksum (Address 0x79) Bits[7:0]—JESD204B checksum value for the output lane This read only register is automatically calculated for the lane. Checksum equals sum (all link configuration parameters for the lane) modulus 256. JESD204B Output Driver Control (Address 0x80) Bits[7:1]—Reserved Bit 1—JESD204B driver power-down When this bit is set low, the JESD204B output drivers are enabled. When this bit is set high, the JESD204B output drivers are powered down. JESD204B LMFC Offset (Address 0x8B) Bits[7:5]—Reserved Bits[4:0]—Local multiframe clock phase offset value These bits are the reset value for the local multiframe clock (LMFC) phase counter when SYSREF± is asserted. These bits are used in applications requiring deterministic delay. JESD204B Preemphasis (Address 0xA8) Bits[7:0]—JESD204B preemphasis enable option These bits enable the preemphasis feature on the JESD204B output drivers. Setting Bits[7:0] to 0x04 disables premphasis, and setting Bits[7:0] to 0x14 enables preemphasis. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |