| поискавой системы для электроныых деталей |
|
T48C862x-Rf-TNQ датащи(PDF) 28 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
T48C862x-Rf-TNQ датащи(HTML) 28 Page - ATMEL Corporation |
|
28 / 107 page ![]() 28 T48C862-R4 [Preliminary] 4551C–4BMCU–01/04 Figure 26. 32-kHz Crystal Oscillator Clock Management The clock management register controls the system clock divider and synchronization stage. Writing to this register triggers the synchronization cycle. Clock Management Register (CM) Auxiliary register address: "3"hex Table 6. Core Speed Select 32-kHz oscillator 32Out 32Out OSC1 OSC2 * Oscin C1 * C2 Oscout XTAL 32 kHz * Configurable Bit 3Bit 2Bit 1Bit 0 CM: NSTOP CCS CSS1 CSS0 Reset value: 1111b NSTOP Not STOP peripheral clock NSTOP = 0, stops the peripheral clock while the core is in SLEEP mode NSTOP = 1, enables the peripheral clock while the core is in SLEEP mode CCS Core Clock Select CCS = 1, the internal RC-oscillator 1 generates SYSCL CCS = 0, the 4-MHz crystal oscillator, the 32-kHz crystal oscillator, an external clock source or the internal RC-oscillator 2 with the external resistor at OSC1 generates SYSCL dependent on the setting of OS0 and OS1 in the system configuration register CSS1 Core Speed Select 1 CSS0 Core Speed Select 0 CSS1 CSS0 Divider Note 00 16 – 118 Reset value 104 – 012 – |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |