поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM6344 датащи(PDF) 73 Page - PMC-Sierra, Inc

номер детали PM6344
подробное описание детали  QUADRUPLE E1 FRAMER
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PMC [PMC-Sierra, Inc]
домашняя страница  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6344 датащи(HTML) 73 Page - PMC-Sierra, Inc

Back Button PM6344 Datasheet HTML 69Page - PMC-Sierra, Inc PM6344 Datasheet HTML 70Page - PMC-Sierra, Inc PM6344 Datasheet HTML 71Page - PMC-Sierra, Inc PM6344 Datasheet HTML 72Page - PMC-Sierra, Inc PM6344 Datasheet HTML 73Page - PMC-Sierra, Inc PM6344 Datasheet HTML 74Page - PMC-Sierra, Inc PM6344 Datasheet HTML 75Page - PMC-Sierra, Inc PM6344 Datasheet HTML 76Page - PMC-Sierra, Inc PM6344 Datasheet HTML 77Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 256 page
background image
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
60
Register 002H, 082H, 102H, 182H: Datalink Options
Bit
Type
Function
Default
Bit 7
R/W
RXDMASIG
0
Bit 6
R/W
RFRACE1
0
Bit 5
R/W
TXDMASIG
0
Bit 4
R/W
TFRACE1
0
Bit 3
R/W
RDLINTE
0
Bit 2
R/W
RDLEOME
0
Bit 1
R/W
TDLINTE
0
Bit 0
R/W
TDLUDRE
0
This register allows software to configure the datalink options.
RXDMASIG:
The RXDMASIG bit selects the internal HDLC receiver (RFDL) data-received
interrupt (INT) and end-of-message (EOM) signals to be output on the
RDLINT[x] and RDLEOM[x] pins. When RXDMASIG is set to logic 1, the
RDLINT[x] and RDLEOM[x] output pins can be used by a DMA controller to
process the datalink. When RXDMASIG is set to logic 0, the RFDL INT and
EOM signals are no longer available to a DMA controller; the signals on
RDLINT[x] and RDLEOM[x] become the extracted datalink data and clock,
RDLSIG[x] and RDLCLK[x]. In this mode, the data stream available on the
RDLSIG[x] output corresponds to the extracted datalink from Time Slot 16 or
the Time Slot 0 National Use bits depending on the state of the RXSAxEN
bits of the Receive TS0 Data Link Enable register. The RFRACE1 bit takes
precedent over RXDMASIG.
RFRACE1:
The RFRACE1 bit selects whether a fractional E1 is extracted and made
available on the RDLSIG[x] output, or whether the RDLINT/RDLSIG[x] and
RDLEOM/RDLCLK[x] pins operate as defined by the RXDMASIG bit. When
RFRACE1 is set to logic 1, the contents of the Channel Select registers
determine which channels are output on RDLSIG[x] with an aligned burst
clock output on RDLCLK[x]. When RFRACE1 is set to logic 0, the
RDLINT/RDLSIG[x] and RDLEOM/RDLCLK[x] pins contain the signals
selected by the RXDMASIG bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com