PM6344 datasheet(32/256 Pages) PMC

32 / 256 page

STANDARD PRODUCT

PMC-Sierra, Inc.

PM6344 EQUAD

PMC-951013

ISSUE 5

QUADRUPLE E1 FRAMER

Pin Name

Type

Pin No.

Function

BRCLK

Input

Backplane Receive Clock (BRCLK). When the multiplex

enable (MENB) input is deasserted high, BRCLK is a

2.048MHz clock with optional gapping for adaptation to

non-uniform backplane data streams. BRCLK is

common to all four framers. The EQUAD may be

configured to ignore the BRCLK input and use the

RCLKO[x] signal in its place when the ELST is

bypassed or the RCLKOSEL register bit is set.

MRCLK

Multiplex Receive Clock (MRCLK). When the multiplex

enable (MENB) input is asserted low, MRCLK is a

16.384 MHz clock. MRFPI is sampled on the rising

edge of MRCLK and MRD is updated on the rising edge

of MRCLK. The multiplexed bus can not be used if the

ELST is bypassed or the RCLKOSEL register bit is set.

BRFPI

Input

Backplane Frame Pulse Input (BRFPI). When the

multiplex enable (MENB) input is deasserted high, this

input is used to frame align the received data to the

system backplane. BRFPI is common to all four

framers. If frame alignment only is required, a pulse at

least 1 BRCLK cycle wide must be provided on each

BRFPI every 256 bit periods.

MRFPI

Multiplexed Frame Pulse Input (MRFPI). When the

multiplex enable (MENB) input is asserted low, this input

aligns all four sets of PCM and signaling streams to

allow bit interleaved multiplexing. If frame alignment

only is required, a pulse no more than 1 MRCLK cycle

wide must be provided on each MRFPI every 2048 bit

periods.

PM6344 датащи(PDF) 32 Page - PMC-Sierra, Inc

PM6344 датащи(HTML) 32 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL