поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM6344 датащи(PDF) 69 Page - PMC-Sierra, Inc

номер детали PM6344
подробное описание детали  QUADRUPLE E1 FRAMER
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PMC [PMC-Sierra, Inc]
домашняя страница  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6344 датащи(HTML) 69 Page - PMC-Sierra, Inc

Back Button PM6344 Datasheet HTML 65Page - PMC-Sierra, Inc PM6344 Datasheet HTML 66Page - PMC-Sierra, Inc PM6344 Datasheet HTML 67Page - PMC-Sierra, Inc PM6344 Datasheet HTML 68Page - PMC-Sierra, Inc PM6344 Datasheet HTML 69Page - PMC-Sierra, Inc PM6344 Datasheet HTML 70Page - PMC-Sierra, Inc PM6344 Datasheet HTML 71Page - PMC-Sierra, Inc PM6344 Datasheet HTML 72Page - PMC-Sierra, Inc PM6344 Datasheet HTML 73Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 256 page
background image
STANDARD PRODUCT
PMC-Sierra, Inc.
PM6344 EQUAD
PMC-951013
ISSUE 5
QUADRUPLE E1 FRAMER
56
Register 001H, 081H, 101H, 181H: Receive Backplane Options
Bit
Type
Function
Default
Bit 7
R/W
RCLKOSEL
0
Bit 6
Unused
X
Bit 5
R/W
RXDMAGAT
0
Bit 4
R/W
ROHM
0
Bit 3
R/W
BRX2RAIL
0
Bit 2
R/W
BRXSMFP
0
Bit 1
R/W
BRXCMFP
0
Bit 0
R/W
OOSMFAIS
0
This register allows software to configure the Receive backplane interface
format.
RCLKOSEL:
The RCLKOSEL bit selects the source of the RCLKO[x] output and the
internal elastic store output clock. If RCLKOSEL is a logic zero, RCLKO[x] is
the recovered clock derived from RDP[x] and RDN[x] or RCLKI[x] and the
internal elastic store output clock is BRCLK. If RCLKOSEL is a logic one,
RCLKO[x] and the internal elastic store output clock originate from the
smooth 2.048 MHz clock generated by the DJAT phase locked loop. If the
recovered clock is selected as the PLL reference, the configuration
implements jitter attenuation in the receive direction. See the Operations
Section for details on this application. TRSLIP must be set to logic 0.
RXDMAGAT:
The RXDMAGAT bit selects the gating of the RDLINT[x] output with the
RDLEOM[x] output when the internal HDLC receiver is used with DMA. When
RXDMAGAT is set to logic 1, the RDLINT[x] DMA output is gated with the
RDLEOM[x] output so that RDLINT[x] is forced to logic 0 when RDLEOM[x] is
logic 1. When RXDMAGAT is set to logic 0, the RDLINT[x] and RDLEOM[x]
outputs operate independently.
BRX2RAIL:
The BRX2RAIL bit selects whether the backplane receive data signal on the
multifunction outputs BRPCM/BRDP[x] and BRSIG/BRDN[x] are in either dual



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com