| поискавой системы для электроныых деталей |
|
PC87365 датащи(PDF) 207 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87365 датащи(HTML) 207 Page - National Semiconductor (TI) |
|
207 / 215 page ![]() 12.0 Device Characteristics (Continued) 207 www.national.com 12.5.3 LCLK and LRESET Symbol Parameter Min Max Units tCYC 1 1. The PCI may have any clock frequency between nominal DC and 33 MHz. Device operational parameters at frequencies under 16 MHz may be guaranteed by design rather than by testing. The clock frequency may be changed at any time during the operation of the system as long as the clock edges remain “clean” (monotonic) and the minimum cycle and high and low times are not violated. The clock may only be stopped in a low state. LCLK Cycle Time 30 ns tHIGH LCLK High Time 11 ns tLOW LCLK Low Time 11 ns - LCLK Slew Rate2 2. Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met across the minimum peak-to-peak por- tion of the clock wavering as shown below. 1 4 V/ns - LRESET Slew Rate3 3. The minimum LRESET slew rate applies only to the rising (de-assertion) edge of the reset signal and ensures that system noise cannot make an otherwise monotonic signal appear to bounce in the switching range. 50 mV/ns 0.6 VDD 0.2 VDD 0.5 VDD 0.4 VDD 0.3 VDD 0.4 VDD p-to-p (minimum) tHIGH tLOW 3.3V Clock tCYC |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |