поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PC87365 датащи(PDF) 207 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали PC87365
подробное описание детали  128-Pin LPC SuperI/O with System Hardware Monitoring
PDF  215 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87365 датащи(HTML) 207 Page - National Semiconductor (TI)

Back Button PC87365 Datasheet HTML 203Page - National Semiconductor (TI) PC87365 Datasheet HTML 204Page - National Semiconductor (TI) PC87365 Datasheet HTML 205Page - National Semiconductor (TI) PC87365 Datasheet HTML 206Page - National Semiconductor (TI) PC87365 Datasheet HTML 207Page - National Semiconductor (TI) PC87365 Datasheet HTML 208Page - National Semiconductor (TI) PC87365 Datasheet HTML 209Page - National Semiconductor (TI) PC87365 Datasheet HTML 210Page - National Semiconductor (TI) PC87365 Datasheet HTML 211Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 207 / 215 page
background image
12.0 Device Characteristics (Continued)
207
www.national.com
12.5.3
LCLK and LRESET
Symbol
Parameter
Min
Max
Units
tCYC
1
1. The PCI may have any clock frequency between nominal DC and 33
MHz. Device operational parameters at frequencies under 16 MHz may
be guaranteed by design rather than by testing. The clock frequency
may be changed at any time during the operation of the system as long
as the clock edges remain “clean” (monotonic) and the minimum cycle
and high and low times are not violated. The clock may only be stopped
in a low state.
LCLK Cycle Time
30
ns
tHIGH
LCLK High Time
11
ns
tLOW
LCLK Low Time
11
ns
-
LCLK Slew Rate2
2. Rise and fall times are specified in terms of the edge rate measured in
V/ns. This slew rate must be met across the minimum peak-to-peak por-
tion of the clock wavering as shown below.
1
4
V/ns
-
LRESET Slew Rate3
3. The minimum LRESET slew rate applies only to the rising (de-assertion)
edge of the reset signal and ensures that system noise cannot make an
otherwise monotonic signal appear to bounce in the switching range.
50
mV/ns
0.6 VDD
0.2 VDD
0.5 VDD
0.4 VDD
0.3 VDD
0.4 VDD p-to-p
(minimum)
tHIGH
tLOW
3.3V Clock
tCYC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com