поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

BCM4354 датащи(PDF) 72 Page - Cypress Semiconductor

номер детали BCM4354
подробное описание детали  Single-Chip 5G Wi-Fi IEEE 802.11ac 2횞2 MAC/ Baseband/Radio with Integrated Bluetooth 4.1 and FM Receiver
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CYPRESS [Cypress Semiconductor]
домашняя страница  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

BCM4354 датащи(HTML) 72 Page - Cypress Semiconductor

Back Button BCM4354 Datasheet HTML 68Page - Cypress Semiconductor BCM4354 Datasheet HTML 69Page - Cypress Semiconductor BCM4354 Datasheet HTML 70Page - Cypress Semiconductor BCM4354 Datasheet HTML 71Page - Cypress Semiconductor BCM4354 Datasheet HTML 72Page - Cypress Semiconductor BCM4354 Datasheet HTML 73Page - Cypress Semiconductor BCM4354 Datasheet HTML 74Page - Cypress Semiconductor BCM4354 Datasheet HTML 75Page - Cypress Semiconductor BCM4354 Datasheet HTML 76Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 192 page
background image
PCI Express Interface
BCM4354 Data Sheet
BROADCOM CONFIDENTIAL
Broadcom®
October 15, 2014 • 4354-DS109-R
Page 71
Figure 28 shows the blocks in the HSIC device core.
Key features of HSIC include:
• High-speed 480 Mbps data rate
• Source-synchronous serial interface using 1.2V LVCMOS signal levels
• No power consumed except when a data transfer is in progress
• Maximum trace length of 10 cm.
• No Plug-n-Play support, no hot attach/removal
Figure 28: HSIC Device Block Diagram
PCI Express Interface
The PCI Express (PCIe™) core on the BCM4354 is a high-performance serial I/O interconnect that is protocol
compliant and electrically compatible with the PCI Express Base Specification v3.0 running at Gen1 speeds.
This core contains all the necessary blocks, including logical and electrical functional subblocks to perform PCIe
functionality and maintain high-speed links, using existing PCI system configuration software implementations
without modification.
Organization of the PCIe core is in logical layers: Transaction Layer, Data Link Layer, and Physical Layer, as
shown in Figure 29. A configuration or link management block is provided for enumerating the PCIe
configuration space and supporting generation and reception of System Management Messages by
communicating with PCIe layers.
32-Bit On-Chip Communication System
DMA Engines
RX FIFO
TX FIFOs
Endpoint Management Unit
USB 2.0 Protocol Engine
HSIC PHY
Strobe
Data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com