AD7779 datasheet(15/97 Pages) AD

15 / 97 page

Data Sheet

AD7779

Rev. 0 | Page 15 of 97

Pin No.

Mnemonic

Type

Direction

Description

ALERT/CS

Digital input

Input

Alert Output Pin in Pin Control Mode (ALERT).

Chip Select Pin in SPI Control Mode (CS).

DCLK2/SCLK

Digital input

Input

DCLK Frequency Selection Pin 2 in Pin Control Mode (DCLK2). See Table 19

for more details.

SPI Clock in SPI Control Mode (SCLK).

DCLK1/SDI

Digital input

Input

DCLK Frequency Selection Pin 1 in Pin Control Mode (DCLK1). See Table 19

for more details.

SPI Data Input in SPI Control Mode (SDI). Connect this pin to DGND if the

device is configured in pin control mode with the SPI as the data output

interface.

DCLK0/SDO

Digital output

Output

DCLK Frequency Selection Pin 0 in Pin Control Mode (DCLK0). See Table 19

for more details.

SPI Data Output in SPI Control Mode (SDO).

DGND

Supply

Digital Ground.

DREGCAP

Supply

Output

Digital LDO Output. Decouple this pin to DGND with a 1 μF capacitor.

IOVDD

Supply

Digital Levels Input/Output and Digital LDO (DLDO) Supply from 1.8 V to

3.6 V. IOVDD must not be lower than DREGCAP.

DOUT3

Digital output

I/O

Data Output Pin 3. If the device is configured in daisy-chain mode, this pin

acts as an input pin. See the Daisy-Chain Mode section for more details.

DOUT2

Digital output

I/O

Data Output Pin 2. If the device is configured in daisy-chain mode, this pin

acts as an input pin. See the Daisy-Chain Mode section for more details.

DOUT1

Digital output

Output

Data Output Pin 1.

DOUT0

Digital output

Output

Data Output Pin 0.

DCLK

Digital output

Output

Data Output Clock.

DRDY

Digital output

Output

Data Output Ready Pin.

XTAL1

Clock

Input

Crystal 1 Input Connection. If CMOS is used as a clock source, tie this pin to

DGND. See Table 16 for more details.

XTAL2/MCLK

Clock

Input

Crystal 2 Input Connection (XTAL2). See Table 16 for more details.

CMOS Clock (MCLK). See Table 16 for more details.

START

Digital input

Input

Synchronization Pulse. This pin is used to synchronize internally an external

START asynchronous pulse with MCLK. The synchronize signal is shift out by

the SYNC_OUT pin. If not in use, tie this pin to DGND. See the Phase Adjustment

section and the Digital Reset and Synchronization Pins section for more details.

SYNC_OUT

Digital output

Input

Synchronization Signal. This pin generates a synchronous pulse generated

and driven by hardware (via the START pin) or by software (GENERAL_USER_

CONFIG_2, Bit 0). If this pin is in use, it must be wired to the SYNC_IN pin.

See the Phase Adjustment and the Digital Reset and Synchronization Pins

section for more details.

SYNC_IN

Digital input

Input

Reset for the Internal Digital Block and Synchronize for Multiple Devices.

See the Digital Reset and Synchronization Pins

section for more details.

RESET

Digital input

Input

Asynchronous Reset Pin. This pin resets all registers to their default value. It

is recommended to generate a pulse on this pin after the device is powered

up because a slow slew rate in the supplies may generate an incorrect

initialization in the digital block.

AIN7+

Analog input

Input

Analog Input Channel 7, Positive.

AIN7−

Analog input

Input

Analog Input Channel 7, Negative.

AIN6+

Analog input

Input

Analog Input Channel 6, Positive.

AIN6−

Analog input

Input

Analog Input Channel 6, Negative.

REF2+

Reference

Input

Positive Reference Input 2 for Channel 4 to Channel 7, Typical at REF2− + 2.5 V.

REF2−

Reference

Input

Negative Reference Input 2 for Channel 4 to Channel 7, Typical at AVSSx.

Connect all the REFx− pins to the same potential.

AVDD1B

Supply

Positive Front-End Analog Supply for Channel 4 to Channel 7. Connect this

pin to AVDD1A.

AVSS1B

Supply

Negative Front-End Analog Supply for Channel 4 to Channel 7, typical at

−1.65 V (Dual Supply) or AGND (Single Supply). Connect all the AVSSx pins

together.

AIN5+

Analog input

Input

Analog Input Channel 5, Positive.

AIN5−

Analog input

Input

Analog Input Channel 5, Negative.

AIN4+

Analog input

Input

Analog Input Channel 4, Positive.

AIN4−

Analog input

Input

Analog Input Channel 4, Negative.

AD7779 датащи(PDF) 15 Page - Analog Devices

AD7779 датащи(HTML) 15 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

датащи скачать

ссылки URL