поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD7779 датащи(PDF) 67 Page - Analog Devices

номер детали AD7779
подробное описание детали  8-Channel, 24-Bit, Simultaneous Sampling ADC
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD7779 датащи(HTML) 67 Page - Analog Devices

Back Button AD7779 Datasheet HTML 63Page - Analog Devices AD7779 Datasheet HTML 64Page - Analog Devices AD7779 Datasheet HTML 65Page - Analog Devices AD7779 Datasheet HTML 66Page - Analog Devices AD7779 Datasheet HTML 67Page - Analog Devices AD7779 Datasheet HTML 68Page - Analog Devices AD7779 Datasheet HTML 69Page - Analog Devices AD7779 Datasheet HTML 70Page - Analog Devices AD7779 Datasheet HTML 71Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 97 page
background image
Data Sheet
AD7779
Rev. 0 | Page 67 of 97
CHANNEL 6 SYNC OFFSET REGISTER
Address: 0x00F, Reset: 0x00, Name: CH6_SYNC_OFFSET
Channel Sync Offs et
0
0
1
0
2
0
3
0
4
0
5
0
6
0
7
0
[7:0] CH6_SYNC_OFFSET (R/W)
Table 59. Bit Descriptions for CH6_SYNC_OFFSET
Bits
Bit Name
Settings
Description
Reset
Access
[7:0]
CH6_SYNC_OFFSET
Channel Sync Offset
0x0
R/W
CHANNEL 7 SYNC OFFSET REGISTER
Address: 0x010, Reset: 0x00, Name: CH7_SYNC_OFFSET
Channel Sync Offs et
0
0
1
0
2
0
3
0
4
0
5
0
6
0
7
0
[7:0] CH7_SYNC_OFFSET (R/W)
Table 60. Bit Descriptions for CH7_SYNC_OFFSET
Bits
Bit Name
Settings
Description
Reset
Access
[7:0]
CH7_SYNC_OFFSET
Channel Sync Offset
0x0
R/W
GENERAL USER CONFIGURATION 1 REGISTER
Address: 0x011, Reset: 0x24, Name: GENERAL_USER_CONFIG_1
If all SD channels are disabled, s etting
this bit high allows DCLK to continue
toggling
Soft Reset
11: 1s t write.
10: 2nd write.
01: No Effect.
00: No Effect.
Power Mode
1: High Resolution.
0: Low Power (1/4)
PowerDown signal for internal os cillator.
Active Low
PowerDown VCM Buffer. Active Low
PowerDown SA. Active Low
PowerDown Internal Reference Output
Buffer. Active Low
0
0
1
0
2
1
3
0
4
0
5
1
6
0
7
0
[7] ALL_CH_DIS__MCLK_EN (R/W)
[1:0] SOFT_RESET (R/W)
[6] POWERMODE (R/W)
[2] PDB_RC_OSC (R/W)
[5] PDB_VCM (R/W)
[3] PDB_SAR (R/W)
[4] PDB_REFOUT_BUF (R/W)
Table 61. Bit Descriptions for GENERAL_USER_CONFIG_1
Bits
Bit Name
Settings
Description
Reset
Access
7
ALL_CH_DIS_MCLK_EN
If all Σ-Δ channels are disabled, setting this bit high allows DCLK to
continue toggling.
0x0
R/W
6
POWERMODE
Power Mode.
0x0
R/W
0
Low power (1/4).
1
High resolution.
5
PDB_VCM
Power Down VCM Buffer. Active low.
0x1
R/W
4
PDB_REFOUT_BUF
Power Down Internal Reference Output Buffer. Active low.
0x0
R/W
3
PDB_SAR
Power Down SAR. Active low.
0x0
R/W
2
PDB_RC_OSC
Power Down Signal for Internal Oscillator. Active low.
0x1
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com