AD7779 datasheet(37/97 Pages) AD

37 / 97 page

Data Sheet

AD7779

Rev. 0 | Page 37 of 97

CONTROLLING THE AD7779

The AD7779 can be controlled using either pin control mode or

SPI control mode.

Pin control mode allows the AD7779 to be hardwired to predefined

settings that offer a subset of the overall functionality of the

AD7779. In this mode, the SRC and diagnostic features or

extended errors source are not available.

Controlling the AD7779 over the SPI interface allows the user

access to the full monitoring, diagnostic, and -Δ control

functionality. SPI control offers additional functionality such

as offset, gain, and phase correction per channel, in addition to

access to the flexible SRC to achieve a coherent sampling.

See Table 17 for more details about these different configurations.

PIN CONTROL MODE

In pin control mode, the AD7779 is configured at power-up

based on the level of the mode pins, MODE 0, MODE1, MODE2,

and MODE3. These four pins set the following functions on the

AD7779: the mode of operation, the decimation rate/ODR, the

PGA gain, and the reference source, as shown in Table 18.

Due to the limited number of mode pins and the number of

options available, the PGA gain control is grouped into blocks

of 4, and the ODR is selected for the maximum value defined by

the decimation rate; ODR (kHz) = 2048/decimation for high

resolution mode, and ODR (kHz) = 512/decimation for low

power mode.

Depending on the mode selected, the device is configured to

use an external or an internal reference.

The conversion data can be read back using the SPI interface or

the data output interface, as shown in Table 17. If the data output

interface is used to read back the data from the conversions, the

number of DOUTx lines enabled and the number of clocks

required for the -Δ data transfer are determined by the logic level

of the CONV_SAR, FORMAT0, and FORMAT1 pins. In this case,

the DCLK2, DCLK1, and DCLK0 pins select the -Δ output

interface and control the DCLKx divide function, which is a

submultiple of MCLK, as shown in Table 19. The DCLKx divide

function sets the frequency of the data output interface DCLKx

signal. The DCLK minimum frequency depends on the decim-

ation rate and operation mode. See the Data Output Interface

section for more details about the minimum DCLKx frequency.

All the pins that define the AD7779 configuration mode are

reevaluated each time the SYNC_IN pin is pulsed. The typical

connection diagram for pin control mode is shown in Figure 97.

Table 17. Format of the Data Interface

CONV_SAR State

FORMAT1

FORMAT0

Control Mode

Data Output Mode

SPI output

SPI

Defined in Register 0x014

DOUT0, Channel 0 to Channel 1

DOUT1, Channel 2 to Channel 3

DOUT2, Channel 4 to Channel 5

DOUT3, Channel 5 to Channel 7

DOUT0, Channel 0 to Channel 3

DOUT1, Channel 4 to Channel 7

DOUT0, Channel 0 to Channel 7

SPI

Defined in Register 0x014

Table 18. Pin Mode Options

Pin State

Decimation

Rate

Power Mode

PGA Gain Channel

Reference

Type

MODE3

MODE2

MODE1

MODE0

Channel 0 to

Channel 3

Channel 4 to

Channel 7

1024

High resolution

External

512

High resolution

External

256

High resolution

External

128

High resolution

External

256

High resolution

External

512

High resolution

External

256

High resolution

External

AD7779 датащи(PDF) 37 Page - Analog Devices

AD7779 датащи(HTML) 37 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

датащи скачать

ссылки URL