 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
UPD750064CU датащи(PDF) 30 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD750064CU датащи(HTML) 30 Page - NEC |
|
|
30 / 82 page  30 µPD750064, 750066, 750068, 750064(A), 750066(A), 750068(A) Data Sheet U10165EJ2V0DS00 Figure 6-6. Timer/Event Counter Block Diagram (Channel 0) Timer/event counter TM06 Modulo register (8) TM05 TM04 TM03 TM02 TM01 TM00 – 8 TM0 Decoder Internal bus 8 PORT1. 3 Input buffer TI0/P13 Watch timer (INTW) output From clock generator fX/22 fX/24 fX/26 fX/28 fX/210 MPX TMOD0 8 Comparator (8) Count register (8) CP Clear Reset T0 16-bit timer/event counter mode Timer operation start Timer/event counter (channel 1) TM12 signal (When 16-bit timer/event counter mode) Timer/event counter (channel 1) match signal (When 16-bit timer/event counter mode) Timer/event counter (channel 1) clear signal (When 16-bit timer/event counter mode) Overflow TOUT0 TOE0 TOUT F/F PORT2.0 PMGB bit 2 TO P20 To serial interface P20/PTO0 Output buffer (channel 1) clock input INTT0 (IRQT0 set signal) IRQT0 clear signal RESET 8 Match enable flag output latch Port 2 input/ output mode |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
