 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
MPC7457 датащи(PDF) 32 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC7457 датащи(HTML) 32 Page - Freescale Semiconductor, Inc |
|
|
32 / 71 page  MPC7457 RISC Microprocessor Hardware Specifications, Rev. 8 Electrical and Thermal Characteristics Freescale Semiconductor 32 Figure 11 shows the typical connection diagram for the MPC7457 interfaced to PB2 SRAMs or Late Write SRAMs. Figure 11. Typical Synchronous 1-MByte L3 Cache Late Write or PB2 Interface L3_ADDR[16:0] L3_CNTL[0] SA[16:0] K K SS SW ZZ G SRAM 0 DQ[0:17] DQ[18:36] L3_CNTL[1] GVDD/2 1 GND GND SRAM 1 GVDD/2 1 GND GND {L3_DATA[0:15], {L3_DATA[16:31], {L3_DATA[32:47], L3_CLK[0] L3_CLK[1] L3_ECHO_CLK[0] L3_ECHO_CLK[1] L3_ECHO_CLK[2] {L3_DATA[48:63], L3_DP[0:1]} L3_DP[2:3]} L3_DP[4:5]} L3_DP[6:7]} Denotes Receive (SRAM to MPC7457) Aligned Signals MPC7457 Denotes Transmit (MPC7457 to SRAM) Aligned Signals L3_ECHO_CLK[3] SA[16:0] K K SS SW ZZ G DQ[0:17] DQ[18:36] Note: 1. Or as recommended by SRAM manufacturer for single-ended clocking. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
