 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
MPC7457 датащи(PDF) 29 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC7457 датащи(HTML) 29 Page - Freescale Semiconductor, Inc |
|
|
29 / 71 page  Electrical and Thermal Characteristics MPC7457 RISC Microprocessor Hardware Specifications, Rev. 8 Freescale Semiconductor 29 Figure 9 shows the typical connection diagram for the MPC7457 interfaced to MSUG2 DDR SRAMs. Figure 9. Typical Source Synchronous 4-Mbyte L3 Cache DDR Interface {L3DATA[0:15], {L3DATA[16:31], {L3_DATA[32:47], L3ADDR[18:0] L3_CNTL[0] L3_CLK[0] L3_CLK[1] L3_ECHO_CLK[0] L3_ECHO_CLK[1] L3ECHO_CLK[2] L3_ECHO_CLK[3] {L3DATA[48:63], L3DP[0:1]} L3DP[2:3]} L3DP[4:5]} L3DP[6:7]} CQ SA[18:0] CK B1 B2 SRAM 0 SRAM 1 CQ D[0:17] D[18:35] CQ SA[18:0] CK B1 B2 CQ D[0:17] D[18:35] L3_CNTL[1] NC NC GND GND GND NC NC GND GND GND MPC7457 Denotes Receive (SRAM to MPC7457) Aligned Signals Denotes Transmit (MPC7457 to SRAM) Aligned Signals GVDD/2 1 GVDD/2 1 CQ CK B3 G CQ LBO CQ CK B3 G CQ LBO Note: 1. Or as recommended by SRAM manufacturer for single-ended clocking. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
