поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC7457 датащи(PDF) 27 Page - Freescale Semiconductor, Inc

номер детали MPC7457
подробное описание детали  Microprocessor
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC7457 датащи(HTML) 27 Page - Freescale Semiconductor, Inc

Back Button MPC7457 Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC7457 Datasheet HTML 31Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 71 page
background image
Electrical and Thermal Characteristics
MPC7457 RISC Microprocessor Hardware Specifications, Rev. 8
Freescale Semiconductor
27
window at the internal receiving latches. This delayed clock is used to capture the data into these latches
which comprise the receive FIFO. This clock is asynchronous to all other processor clocks. This latched
data is subsequently read out of the FIFO synchronously to the processor clock. The time between writing
and reading the data is set by the using the sample point settings defined in the L3CR register.
Table 13 provides the L3 bus interface AC timing specifications for the configuration as shown in
Figure 9, assuming the timing relationships shown in Figure 10 and the loading shown in Figure 8.
Table 13. L3 Bus Interface AC Timing Specifications for MSUG2
At recommended operating conditions. See Table 4.
Parameter
Symbol
Device Revision (L3 I/O Voltage) 9
Unit
Notes
Rev 1.1. (All I/O Modes)
Rev 1.2 (1.5-V I/O Mode)
Rev 1.2
(1.8-, 2.5-V I/O Modes)
Min
Max
Min
Max
L3_CLK rise and fall time
tL3CR, tL3CF
—
0.75
—
0.75
ns
1
Setup times: Data and parity
tL3DVEH,
tL3DVEL
(– tL3CLK/4)
+ 0.90
—(– tL3CLK/4)
+ 0.70
—
ns
2, 3, 4
Input hold times: Data and parity
tL3DXEH,
tL3DXEL
(tL3CLK/4)
+ 0.85
—(tL3CLK/4)
+ 0.70
—ns
2, 4
Valid times: Data and parity
tL3CHDV,
tL3CLDV
—(– tL3CLK/4)
+ 0.60
—(– tL3CLK/4)
+ 0.50
ns
5, 6,
7, 8
Valid times: All other outputs
tL3CHOV
—(tL3CLK/4)
+ 0.65
—(tL3CLK/4)
+ 0.65
ns
5, 7, 8
Output hold times: Data and parity
tL3CHDX,
tL3CLDX,
(tL3CLK/4)
– 0.60
—(tL3CLK/4)
– 0.50
—ns
5, 6,
7, 8
Output hold times: All other outputs
tL3CHOX
(tL3CLK/4)
– 0.50
—(tL3CLK/4)
– 0.50
—
ns
5, 7, 8
L3_CLK to high impedance: Data
and parity
tL3CLDZ
—(– tL3CLK/4)
+ 0.60
—(– tL3CLK/4)
+ 0.60
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com