| поискавой системы для электроныых деталей |
|
AS3658 датащи(PDF) 11 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3658 датащи(HTML) 11 Page - ams AG |
|
11 / 158 page ![]() www.austriamicrosystems.com Revision 1v13 10 - 157 AS3658 Data Sheet Confidential - Pin Assignmen ts VSUPPLY_2 K2 P Supply Pad for DCDC_Step down converter2, always connect to VSUPPLY LX2 J1 A VSUPPLY DC/DC step down converter2 output FB2 J7 A VSUPPLY DC/DC step down converter2 feedback PGND2 H2 A VSUPPLY Power Ground of DCDC step down converter2 VSUPPLY_3 F1 P Supply Pad for DCDC_Step down converter3, always connect to VSUPPLY LX3 G1 A VSUPPLY DC/DC step down converter3 output FB3 H6 A VSUPPLY DC/DC step down converter3 feedback PGND3 H1 A VSUPPLY Power Ground of DCDC step down converter3 Audio VSUPPLY_6 G13 P Supply for VI2S Regulator VI2S A4 P Supply Pad for I2S Interface, Connect to VDAC Supply SDI1 B4 I VI2S I2S_1 Data input to DAC SDO1 A5 O VI2S I2S_1 Data output from ADC SCLK1 B3 I/O VI2S I2S_1 Shift clock input or output LRCLK1 A2 I/O VI2S I2S_1 Left/Right clock input or output MCLK1 D9 I/O VI2S Master clock input or output for I2S1: DAC (128*Fsdac or 256 *Fsdac) SDI2 B1 I VI2S I2S_2 Data input to DAC SCLK2 C2 I VI2S I2S_2 Shift clock LRCLK2 D10 I VI2S I2S_2 Left/Right clock MCLK2 D2 I VI2S Master clock input for I2S2: DAC (128*Fsdac or 256 *Fsdac) SDO3(X-) D5 I/O VI2S I2S_3 Data output (if touchpen interface disabled) Touchpen Interface X- Input/Output (if touchpen interface enabled) SCLK3(X+) A3 I/O VI2S I2S_3 Shift clock output (if touchpen interface disabled) Touchpen Interface X+ Input/Output (if touchpen interface enabled) LRCLK3(Y-) E4 I/O VI2S I2S_3 Left/Right clock output (if touchpen interface disabled) Touchpen Interface Y- Input/Output (if touchpen interface enabled) SPDIF(Y+) F4 I/O VI2S SPDIF digital output (if touchpen interface disabled) Touchpen Interface Y+ Input/Output (if touchpen interface enabled) AGND K11 A VDAC CM voltage bypass capacitor connection (1.45V) VREF J11 A VDAC VDAC voltage bypass capacitor connection (2.9V) LINL F14 A VDAC Line input left channel. LINR E14 A VDAC Line input right channel GND_SW L8 O VSUPPLY Digital output for controlling the external NMOS Table 2. Pin list CTBGA124, 8x8MM (AS3658) Pin Name Pin Number Pin Type Supply Description |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |