поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SPC5644AF0MLU2 датащи(PDF) 111 Page - Freescale Semiconductor, Inc

номер детали SPC5644AF0MLU2
подробное описание детали  MPC5644A Microcontroller Data Sheet
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SPC5644AF0MLU2 датащи(HTML) 111 Page - Freescale Semiconductor, Inc

Back Button SPC5644AF0MLU2 Datasheet HTML 107Page - Freescale Semiconductor, Inc SPC5644AF0MLU2 Datasheet HTML 108Page - Freescale Semiconductor, Inc SPC5644AF0MLU2 Datasheet HTML 109Page - Freescale Semiconductor, Inc SPC5644AF0MLU2 Datasheet HTML 110Page - Freescale Semiconductor, Inc SPC5644AF0MLU2 Datasheet HTML 111Page - Freescale Semiconductor, Inc SPC5644AF0MLU2 Datasheet HTML 112Page - Freescale Semiconductor, Inc SPC5644AF0MLU2 Datasheet HTML 113Page - Freescale Semiconductor, Inc SPC5644AF0MLU2 Datasheet HTML 114Page - Freescale Semiconductor, Inc SPC5644AF0MLU2 Datasheet HTML 115Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 138 page
background image
MPC5644A Microcontroller Data Sheet, Rev. 7
Freescale Semiconductor
111
3.17.7
eMIOS timing
3.17.8
DSPI timing
DSPI channel frequency support for the MPC5644A MCU is shown in Table 47. Timing specifications are in Table 48.
Table 46. eMIOS timing1
1 eMIOS timing specified at fSYS = 80 MHz, VDD = 1.14 V to 1.32 V, VDDEH = 4.5V to 5.5V, TA = TL to TH, and CL =
50 pF with SRC = 0b00.
#
Symbol
C
Characteristic
Min.
Value
Max.
Value
Unit
1tMIPW
CC
D
eMIOS Input Pulse Width
4
tCYC
2tMOPW
CC
D
eMIOS Output Pulse Width
1
tCYC
Table 47. DSPI channel frequency support
System Clock
(MHz)
DSPI Use
Mode
Max. Usable
Frequency
(MHz)
Notes
150
LVDS
37.5
Use sysclock /4 divide ratio.
Non-LVDS
18.75
Use sysclock /8 divide ratio.
120
LVDS
40
Use sysclock /3 divide ratio. Gives 33/66 duty cycle. Use DSPI
configuration DBR=0b1 (double baud rate), BR=0b0000 (scaler
value 2) and PBR=0b01 (prescaler value 3).
Non-LVDS
20
Use sysclock /6 divide ratio.
80
LVDS
40
Use sysclock /2 divide ratio.
Non-LVDS
20
Use sysclock /4 divide ratio.
Table 48. DSPI timing1,2
#
Symbol
C
Characteristic
Condition
Min.
Max.
Unit
1tSCK
CC
D
SCK Cycle Time3,4,5
24.4 ns
2.9 ms
2tCSC
CC
D
PCS to SCK Delay6
227
—ns
3tASC
CC
D
After SCK Delay8
219
—ns
4tSDC
CC
D
SCK Duty Cycle
(
½tSC)–2
(
½tSC)+2
ns
5tA
CC
D
Slave Access Time
(SS active to SOUT driven)
—25
ns
6tDIS
CC
D
Slave SOUT Disable Time
(SS inactive to SOUT High-Z or
invalid)
—25
ns
7tPCSC
CC
D
PCSx to PCSS time
410
—ns
8tPASC
CC
D
PCSS to PCSx time
511
—ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com