поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM79C970A датащи(PDF) 166 Page - Advanced Micro Devices

номер детали AM79C970A
подробное описание детали  PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
PDF  219 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMD [Advanced Micro Devices]
домашняя страница  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C970A датащи(HTML) 166 Page - Advanced Micro Devices

Back Button AM79C970A Datasheet HTML 162Page - Advanced Micro Devices AM79C970A Datasheet HTML 163Page - Advanced Micro Devices AM79C970A Datasheet HTML 164Page - Advanced Micro Devices AM79C970A Datasheet HTML 165Page - Advanced Micro Devices AM79C970A Datasheet HTML 166Page - Advanced Micro Devices AM79C970A Datasheet HTML 167Page - Advanced Micro Devices AM79C970A Datasheet HTML 168Page - Advanced Micro Devices AM79C970A Datasheet HTML 169Page - Advanced Micro Devices AM79C970A Datasheet HTML 170Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 166 / 219 page
background image
AMD
P R E L I M I N A R Y
166
Am79C970A
TMD0
Bit
Name
Description
31–0 TBADR
Transmit Buffer address. This
field contains the address of the
transmit buffer that is associated
with this descriptor.
TMD1
Bit
Name
Description
31
OWN
This bit indicates whether the
descriptor entry is owned by
the host (OWN = 0) or
by
the
PCnet-PCI
II
controller
(OWN = 1). The host sets the
OWN bit after filling the buffer
pointed to by the descriptor entry.
The
PCnet-PCI
II
controller
clears the OWN bit after transmit-
ting the contents of the buffer.
Both the PCnet-PCI II controller
and the host must not alter a de-
scriptor entry after it has relin-
quished ownership.
30
ERR
ERR is the OR of UFLO, LCOL,
LCAR, RTRY or BPE. ERR is set
by the PCnet-PCI II controller
and cleared by the host. This bit
is set in the current descriptor
when the error occurs, and there-
fore may be set in any descriptor
of a chained buffer transmission.
29 ADD_FCS/NO
Bit
29
functions
as
when
_FCS
SWSTYLE (BCR20, bits 7–0) is
set
to ONE
(ILACC style).
Otherwise bit 29 functions as
ADD_FCS.
ADD_FCS
ADD_FCS dynamically controls
the generation of FCS on a
frame by frame basis. It is valid
only if the STP bit is set. When
ADD_FCS is set, the state of
DXMTFCS
is
ignored
and
transmitter FCS generation is
activated. When ADD_FCS is
cleared
to
ZERO,
FCS
generation
is
controlled
by
DXMTFCS. When APAD_XMT
(CSR4, bit 11) is set to ONE,
the setting of ADD_FCS has no
effect.
ADD_FCS
is
set
by
the host, and is not changed
by the PCnet-PCI II controller.
This
is
a
reserved
bit
in
the C-LANCE (Am79C90). This
function differs from the corre-
sponding ILACC function.
NO_FCS
NO_FCS dynamically controls
the generation of FCS on a frame
by frame basis. It is valid only if
the
ENP
bit
is
set.
When
NO_FCS is set, the state of
DXMTFCS is ignored and trans-
mitter FCS generation is deacti-
vated. When NO_FCS is cleared
to ZERO, FCS generation is con-
trolled
by
DXMTFCS.
When
APAD_XMT (CSR4, bit 11) is set
to ONE, the setting of NO_FCS
has no effect. NO_FCS is set by
the host, and is not changed by
the PCnet-PCI II controller. This
is a reserved bit in the C-LANCE
(Am79C90).
This
function
is
identical to the corresponding
ILACC function.
28 MORE/LTINT
Bit 28 always function as MORE.
The value of MORE is written by
the PCnet-PCI II controller and is
read by the host. When LTINTEN
is cleared to ZERO (CSR5, bit
14), the PCnet-PCI II controller
will never look at the content of bit
28, write operations by the host
have no effect. When LTINTEN
is set to ONE bit 28 changes its
function to LTINT on host write
operations and on PCnet-PCI II
controller read operations.
MORE
MORE indicates that more than
one retry was needed to transmit
a frame. The value of MORE is
written by the PCnet-PCI II con-
troller. This bit has meaning only
if the ENP bit is set.
LTINT
LTINT is used to suppress inter-
rupts after successful transmis-
sion on selected frames. When
LTINT is cleared to ZERO and
ENP
is
set
to
ONE,
the
PCnet-PCI II controller will not
set TINT (CSR0, bit 9) after a
successful transmission. TINT
will only be set when the last de-
scriptor of a frame has both
LTINT and ENP set to ONE.
When LTINT is cleared to ZERO,
it will only cause the suppression
of interrupts for successful trans-
mission. TINT will always be set if
the transmission has an error.
The LTINTEN overrides the func-
tion of TOKINTD (CSR5, bit 15).
27
ONE
ONE indicates that exactly one
retry was needed to transmit a
frame. ONE flag is not valid when



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com