поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

VMV3 датащи(PDF) 113 Page - Microsemi Corporation

номер детали VMV3
подробное описание детали  Military ProASIC3/EL Low Power Flash FPGAs with Flash*Freeze Technology
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROSEMI [Microsemi Corporation]
домашняя страница  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

VMV3 датащи(HTML) 113 Page - Microsemi Corporation

Back Button VMV3 Datasheet HTML 109Page - Microsemi Corporation VMV3 Datasheet HTML 110Page - Microsemi Corporation VMV3 Datasheet HTML 111Page - Microsemi Corporation VMV3 Datasheet HTML 112Page - Microsemi Corporation VMV3 Datasheet HTML 113Page - Microsemi Corporation VMV3 Datasheet HTML 114Page - Microsemi Corporation VMV3 Datasheet HTML 115Page - Microsemi Corporation VMV3 Datasheet HTML 116Page - Microsemi Corporation VMV3 Datasheet HTML 117Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 212 page
background image
Military ProASIC3/EL Low Power Flash FPGAs
Revision 3
2-99
Table 2-173 • Input Data Register Propagation Delays
Military-Case Conditions: TJ = 125°C, Worst-Case VCC = 1.425 V for A3P250 and A3P1000
Parameter
Description
–1 Std. Units
tICLKQ
Clock-to-Q of the Input Data Register
0.29 0.34
ns
tISUD
Data Setup Time for the Input Data Register
0.32 0.37
ns
tIHD
Data Hold Time for the Input Data Register
0.00 0.00
ns
tISUE
Enable Setup Time for the Input Data Register
0.45 0.53
ns
tIHE
Enable Hold Time for the Input Data Register
0.00 0.00
ns
tICLR2Q
Asynchronous Clear-to-Q of the Input Data Register
0.55 0.64
ns
tIPRE2Q
Asynchronous Preset-to-Q of the Input Data Register
0.55 0.64
ns
tIREMCLR
Asynchronous Clear Removal Time for the Input Data Register
0.00 0.00
ns
tIRECCLR
Asynchronous Clear Recovery Time for the Input Data Register
0.27 0.31
ns
tIREMPRE
Asynchronous Preset Removal Time for the Input Data Register
0.00 0.00
ns
tIRECPRE
Asynchronous Preset Recovery Time for the Input Data Register
0.27 0.31
ns
tIWCLR
Asynchronous Clear Minimum Pulse Width for the Input Data Register
0.25 0.30
ns
tIWPRE
Asynchronous Preset Minimum Pulse Width for the Input Data Register
0.25 0.30
ns
tICKMPWH
Clock Minimum Pulse Width HIGH for the Input Data Register
0.41 0.48
ns
tICKMPWL
Clock Minimum Pulse Width LOW for the Input Data Register
0.37 0.43
ns
Note:
For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-8 for derating values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com