поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

MPC8241EC датащи(PDF) 29 Page - Freescale Semiconductor, Inc

номер детали MPC8241EC
подробное описание детали  MPC8241 Integrated Processor Hardware Specifications
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8241EC датащи(HTML) 29 Page - Freescale Semiconductor, Inc

Back Button MPC8241EC Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC8241EC Datasheet HTML 26Page - Freescale Semiconductor, Inc MPC8241EC Datasheet HTML 27Page - Freescale Semiconductor, Inc MPC8241EC Datasheet HTML 28Page - Freescale Semiconductor, Inc MPC8241EC Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC8241EC Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC8241EC Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC8241EC Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC8241EC Datasheet HTML 33Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 58 page
background image
MPC8241 Integrated Processor Hardware Specifications, Rev. 10
Freescale Semiconductor
29
Electrical and Thermal Characteristics
Figure 18. PIC Serial Interrupt Mode Output Timing Diagram
Figure 19. PIC Serial Interrupt Mode Input Timing Diagram
4.7.1
IEEE 1149.1 (JTAG) AC Timing Specifications
Table 15 provides the JTAG AC timing specifications for the MPC8241 while in the JTAG operating mode
at recommended operating conditions (see Table 2) with LVDD = 3.3 V ± 0.3 V. Timings are independent
of the system clock (PCI_SYNC_IN).
Table 15. JTAG AC Timing Specification (Independent of PCI_SYNC_IN)
Num
Characteristic
Min
Max
Unit
Notes
TCK frequency of operation
0
25
MHz
—
1
TCK cycle time
40
—
ns
—
2
TCK clock pulse width measured at 1.5 V
20
—
ns
—
3
TCK rise and fall times
0
3
ns
—
4TRST setup time to TCK falling edge
10
—
ns
1
5TRST assert time
10
—
ns
—
6
Input data setup time
5
—
ns
2
7
Input data hold time
15
—
ns
2
8
TCK to output data valid
0
30
ns
3
9
TCK to output high impedance
0
30
ns
3
10
TMS, TDI data setup time
5
—
ns
—
S_CLK
S_RST
VM
VM
VM
S_FRAME
sys_logic_clk
VM
VM
VM
VM
4
3
5
4
6
S_CLK
S_INT
7
VM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com