| поискавой системы для электроныых деталей |
|
MPC8241EC датащи(PDF) 22 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8241EC датащи(HTML) 22 Page - Freescale Semiconductor, Inc |
|
22 / 58 page ![]() MPC8241 Integrated Processor Hardware Specifications, Rev. 10 22 Freescale Semiconductor Electrical and Thermal Characteristics Figure 11. Input/Output Timing Diagram Referenced to SDRAM_SYNC_IN Figure 12. Input/Output Timing Diagram Referenced to PCI_SYNC_IN 11a VM = Midpoint voltage (1.4 V). Memory 10b-d Inputs/Outputs 13b 14b VM VM SDRAM_SYNC_IN Input Timing Output Timing 12b-d 2.0 V 0.8 V 0.8 V 2.0 V Tos 11a = Input hold time of SDRAM_SYNC_IN to memory. 12b-d = sys_logic_clk to output valid timing. 13b = Output hold time for non-PCI signals. 14b = SDRAM-SYNC_IN to output high-impedance timing for non-PCI signals. Tos = Offset timing required to align sys_logic_clk with SDRAM_SYNC_IN. The SDRAM_SYNC_IN signal sys_logic_clk VM PCI_SYNC_IN VM VM is adjusted by the DLL to accommodate for internal delay. This causes SDRAM_SYNC_IN to appear before sys_logic_clk once the DLL locks. (after DLL locks) Shown in 2:1 Mode Notes: 10b-d = Input signals valid timing. GVDD_OVDD 10a 11c PCI_SYNC_IN PCI 12a 13a 14a GVDD_OVDD 0.285 Input Timing Output Timing Inputs/Outputs 2 GVDD_OVDD 2 GVDD_OVDD 2 0.4 x GVDD_OVDD x 0.615 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |