LPC81XM datasheet(9/67 Pages) NXP

9 / 67 page

LPC81xM

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1.0 — 7 November 2012

9 of 67

NXP Semiconductors

LPC81xM

32-bit ARM Cortex-M0+ microcontroller

[4]

See Figure 10 for the reset pad configuration. RESET functionality is not available in Deep power-down mode. Use the WAKEUP pin to

reset the chip and wake up from Deep power-down mode. An external pull-up resistor is required on this pin for the Deep power-down

mode.

[5]

5 V tolerant pin providing standard digital I/O functions with configurable modes, configurable hysteresis, and analog input. When

configured as an analog input, the digital section of the pin is disabled, and the pin is not 5 V tolerant.

[6]

5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis. In Deep

power-down mode, pulling this pin LOW wakes up the chip.

[7]

5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis.

[8]

5 V tolerant pin providing standard digital I/O functions with configurable modes, configurable hysteresis, and analog I/O for the system

oscillator. When configured as an analog I/O, the digital section of the pin is disabled, and the pin is not 5 V tolerant.

[9]

The digital part of this pin is 3 V tolerant pin due to special analog functionality. Pin provides standard digital I/O functions with

configurable modes, configurable hysteresis, and an analog input. When configured as an analog input, the digital section of the pin is

disabled .

Table 4.

Movable functions (assign to pins PIO0_0 to PIO_17 through switch matrix)

Function name

Type

Description

U0_TXD

Transmitter output for USART0.

U0_RXD

Receiver input for USART0.

U0_RTS

Request To Send output for USART0.

U0_CTS

Clear To Send input for USART0.

U0_SCLK

I/O

Serial clock input/output for USART0 in synchronous mode.

U1_TXD

Transmitter output for USART1.

U1_RXD

Receiver input for USART1.

U1_RTS

Request To Send output for USART1.

U1_CTS

Clear To Send input for USART1.

U1_SCLK

I/O

Serial clock input/output for USART1 in synchronous mode.

U2_TXD

Transmitter output for USART2.

U2_RXD

Receiver input for USART2.

U2_RTS

Request To Send output for USART2.

U2_CTS

Clear To Send input for USART2.

U2_SCLK

I/O

Serial clock input/output for USART2 in synchronous mode.

SPI0_SCK

I/O

Serial clock for SPI0.

SPI0_MOSI

I/O

Master Out Slave In for SPI0.

SPI0_MISO

I/O

Master In Slave Out for SPI0.

SPI0_SSEL

I/O

Slave select for SPI0.

SPI1_SCK

I/O

Serial clock for SPI1.

SPI1_MOSI

I/O

Master Out Slave In for SPI1.

SPI1_MISO

I/O

Master In Slave Out for SPI1.

SPI1_SSEL

I/O

Slave select for SPI1.

CTIN_0

SCT input 0.

CTIN_1

SCT input 1.

CTIN_2

SCT input 2.

CTIN_3

SCT input 3.

CTOUT_0

SCT output 0.

CTOUT_1

SCT output 1.

CTOUT_2

SCT output 2.

LPC81XM датащи(PDF) 9 Page - NXP Semiconductors

LPC81XM датащи(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

датащи скачать

ссылки URL