SPC56EC74L7 datasheet(69/118 Pages) STMICROELECTRONICS

69 / 118 page

SPC564Bxx - SPC56ECxx

Electrical Characteristics

Doc ID 17478 Rev 4

69/118

4.10

Flash memory electrical characteristics

4.10.1

Program/Erase characteristics

Table 26 shows the code flash memory program and erase characteristics.

10. Subject to change, Configuration: 1

× e200z4d + 4 kbit/s Cache, 1 × e200z0h (1/2 system frequency), CSE, 1 × eDMA

(10 ch.), 6

× FlexCAN (4 × 500 kbit/s, 2 × 125 kbit/s), 4 × LINFlexD (20 kbit/s), 6 × DSPI (2 × 2 Mbit/s, 3 × 4 Mbit/s,

× 10 Mbit/s), 16 × Timed I/O, 16 × ADC Input, 1 × FlexRay (2 ch., 10 Mbit/s), 1 × FEC (100 Mbit/s), 1 × RTC, 4 × PIT,

× SWT, 1 × STM. For lower pin count packages reduce the amount of timed I/O’s and ADC channels. RUN current

measured with typical application with accesses on both code flash and RAM.

11. Data Flash Power Down. Code Flash in Low Power. SIRC 128 kHz and FIRC 16 MHz ON. 16 MHz XTAL clock. FlexCAN:

instances: 0, 1, 2 ON (clocked but no reception or transmission), instances: 4, 5, 6 clocks gated. LINFlex: instances: 0, 1, 2

ON (clocked but no reception or transmission), instance: 3-9 clocks gated. eMIOS: instance: 0 ON (16 channels on PA[0]-

PA[11] and PC[12]-PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication,

instance: 1-7 clocks gated). RTC/API ON. PIT ON. STM ON. ADC ON but no conversion except 2 analog watchdogs.

12. Only for the “P” classification: No clock, FIRC 16 MHz OFF, SIRC128 kHz ON, PLL OFF, HPvreg OFF, LPVreg ON. All

possible peripherals off and clock gated. Flash in power down mode.

13. This current is the maximum value at room temperature for any sample. The condition is same as note 11.

14. Only for the “P” classification: LPreg ON, HPVreg OFF, 96 KB RAM ON, device configured for minimum consumption, all

possible modules switched-off.

15. Only for the “P” classification: LPreg ON, HPVreg OFF, 64 KB RAM ON, device configured for minimum consumption, all

possible modules switched-off.

16. LPreg ON, HPVreg OFF, 8 KB RAM ON, device configured for minimum consumption, all possible modules switched OFF.

Table 26.

Code flash memory—Program and erase specifications

Symbol

Parameter

Value

Unit

Min

Typ(1)

Initial

max(2)

Max(3)

Tdwprogram

Double word (64 bits) program time(4)

—

500

µs

T16Kpperase

16 KB block pre-program and erase time

—

200

500

5000

T32Kpperase

32 KB block pre-program and erase time

—

300

600

5000

T128Kpperase

128 KB block pre-program and erase time

—

600

1300

5000

Teslat

D Erase Suspend Latency

—

µs

tESRT

C Erase Suspend Request Rate

—

tPABT

D Program Abort Latency

—

µs

tEAPT

D Erase Abort Latency

—

µs

Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change

pending device characterization.

Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values

are characterized but not guaranteed.

Actual hardware programming times. This does not include software overhead.

SPC56EC74L7 датащи(PDF) 69 Page - STMicroelectronics

SPC56EC74L7 датащи(HTML) 69 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL