поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC667201MMG3 датащи(PDF) 107 Page - Freescale Semiconductor, Inc

номер детали SC667201MMG3
подробное описание детали  Qorivva MPC5642A Microcontroller
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SC667201MMG3 датащи(HTML) 107 Page - Freescale Semiconductor, Inc

Back Button SC667201MMG3 Datasheet HTML 103Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 104Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 105Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 106Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 107Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 108Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 109Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 110Page - Freescale Semiconductor, Inc SC667201MMG3 Datasheet HTML 111Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 120 page
background image
MPC5642A Microcontroller Data Sheet, Rev. 3.1
Freescale Semiconductor
107
Electrical characteristics
3.17.9
eQADC SSI timing
Figure 33. eQADC SSI timing
Table 47. eQADC SSI timing characteristics (pads at 3.3 V or at 5.0 V)1
1 SSI timing specified at f
SYS = 80 MHz, VDD = 1.14 V to 1.32 V, VDDEH = 4.75 V to 5.25 V, TA = TL to TH, and CL =
50 pF with SRC = 0b00.
CLOAD = 25 pF on all outputs. Pad drive strength set to maximum.
#
Symbol
C
Rating
Value
Unit
Min
Typ
Max
1fFCK
CC D FCK Frequency 2,3
2 Maximum operating frequency is highly dependent on track delays, master pad delays, and slave pad delays.
3 FCK duty is not 50% when it is generated through the division of the system clock by an odd number.
1/17
1
2f
SYS_CLK
1tFCK
CC D FCK Period (tFCK = 1/ fFCK)
2
17
tSYS_CLK
2tFCKHT CC D Clock (FCK) High Time
tSYS_CLK  6.5
9 * tSYS_CLK + 6.5
ns
3tFCKLT CC D Clock (FCK) Low Time
tSYS_CLK  6.5
8 * tSYS_CLK + 6.5
ns
4tSDS_LL CC D SDS Lead/Lag Time
7.5
7.5
ns
5tSDO_LL CC D SDO Lead/Lag Time
7.5
7.5
ns
6tDVFE
CC D Data Valid from FCK Falling Edge
(tFCKLT +tSDO_LL)
1ns
7tEQ_SU CC D eQADC Data Setup Time (Inputs)
22
ns
8tEQ_HO CC D eQADC Data Hold Time (Inputs)
1
ns
1st (MSB)
2nd
25th
26th
1st (MSB)
2nd
25th
26th
8
7
5
6
5
4
4
3
1
3
2
1
2
FCK
SDS
SDO
External Device Data Sample at
SDI
eQADC Data Sample at
FCK Falling Edge
FCK Rising Edge



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com