| поискавой системы для электроныых деталей |
|
PCF2123TS датащи(PDF) 33 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF2123TS датащи(HTML) 33 Page - NXP Semiconductors |
|
33 / 55 page ![]() PCF2123_2 © NXP B.V. 2009. All rights reserved. Product data sheet Rev. 02 — 4 December 2009 33 of 55 NXP Semiconductors PCF2123 SPI Real time clock/calendar The transmission is controlled by the active HIGH chip enable signal CE. The first byte transmitted is the command byte. Subsequent bytes will be either data to be written or data to be read. Data is sampled on the rising edge of the clock and transferred internally on the falling edge. The command byte defines the address of the first register to be accessed and the read/write mode. The address counter will auto increment after every access and will rollover to zero after the last register is accessed. The read/write bit (R/W) defines if the following bytes will be read or write information. In Figure 25, the register Seconds is set to 45 seconds and the register Minutes is set to 10 minutes. Table 41. Serial interface Symbol Function Description CE chip enable input when LOW, the interface is reset; pull-down resistor included; active input may be higher than VDD, but may not be wired permanently HIGH SCL serial clock input when CE is LOW, this input may float; input may be higher than VDD SDI serial data input when CE is LOW, input may float; input may be higher than VDD; input data is sampled on the rising edge of SCL SDO serial data output push-pull output; drives from VSS to VDD; output data is changed on the falling edge of SCL; will be high-Z when not driving; may be connected directly to SDI Fig 23. SDI, SDO configurations Fig 24. Data transfer overview Table 42. Command byte definition Bit Symbol Value Description 7R/W data read or data write selection 0 write data 1 read data 6 to 4 SA 001 subaddress; other codes will cause the device to ignore data transfer 3 to 0 RA 0h to Fh register address range 001aai560 SDI two wire mode SDO SDI single wire mode SDO 001aaf914 COMMAND data bus chip enable DATA DATA DATA |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |