| поискавой системы для электроныых деталей |
|
ADS5400IPZP датащи(PDF) 20 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS5400IPZP датащи(HTML) 20 Page - Texas Instruments |
|
20 / 48 page ![]() ADS5400 SLAS611B – OCT 2009 – REVISED MARCH 2010 www.ti.com Table 8. Serial Register 0x02 (Read or Write) Address (hex) BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 Single or 0x02 Coarse Clock Phase Adjustment bits<4:0> 0 Clock Divider Dual Bus Defaults 0 0 0 0 0 0 0 0 BIT <0> Single or Dual Bus Output Selection 0 dual bus output (A and B) 1 single bus output (A) BIT <1> Output Clock Divider 0 CLKOUT equals CLKIN divide by 4 (not available in single bus mode) 1 CLKOUT equals CLKIN divide by 2 BIT <2> RESERVED 0 set to 0 if writing this register 1 do not set to 1 BIT <7:3> Input Clock Coarse Phase Adjustment Use as a coarse adjustment of input clock phase. The 5-bit adjustment provides a step size of ~2.4ps across a range from code 00000 = 0 ps to code 11111 = 73ps. Table 9. Serial Register 0x03 (Read or Write) Address (hex) BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 Analog Offset 0x03 Fine Clock Phase Adjustment bits<5:0> 0 bit<8> Defaults 0 0 0 0 0 0 0 factory set BIT <0> Analog Offset control (most significant bit of 9-bit word) All 9-bits in this adjustment in address 0x03 and 0x04 set to 0 0000 0000 = -30mV (TBD) All 9-bits in this adjustment in address 0x03 and 0x04 set to 1 1111 1111 = +30mV (TBD) Step adjustment resolution is 120µV (or 1/4 LSB). Adjustments can be used for calibration of analog signal path offset (for instance offset error induced outside of the ADC) or to match multiple ADC offsets. The default setting for this register is factory set to provide ~0mV of ADC offset in the output codes and is unique for each device. BIT <1> RESERVED 0 set to 0 if writing this register 1 do not set to 1 BIT <7:2> Fine Clock Phase Adjustment Use as a fine adjustment of the input clock phase. The 6-bit adjustment provides a step resolution of ~116fs across a range from code 000000 = 0ps to code 111111 = 7.4ps. Can be used in conjuction with Coarse Clock Phase Adjustment in address 0x02. 20 Copyright © 2009–2010, Texas Instruments Incorporated Product Folder Link(s): ADS5400 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |