| поискавой системы для электроныых деталей |
|
7477 датащи(PDF) 97 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7477 датащи(HTML) 97 Page - Renesas Technology Corp |
|
97 / 354 page ![]() 7470/7471/7477/7478 GROUP USER’S MANUAL 1-80 HARDWARE 1.12 Timers 1.12.4 Updating of contents of Timer and Timer latch After data is written to the Timer, the contents of the Timer and the Timer latch are updated. 2 Timer 1 and Timer 2 When data is written to the Timer, this data is set in the Timer and the Timer latch at the same time. As a result, after data is written to the Timer which is in count operation, the count period becomes invalid. Figure 1.12.8 shows an example of updating of the contents of Timer 1, Time 2 and Timer latch. Fig. 1.12.8 Example of updating of Timer 1, Timer 2 and Timer latch (n-1)16 FF16 RL RL RL OF (m-1)16 A A A OF OF m16 • OF: Overflow • RL: Reload • n: Timer 1 initial value before updating • m: Timer 1 initial value after updating Writing “m16” to timer 1 Example of updating of Timer 1 Timer 1 interrupt request bit Timer 1 interrupt enable bit Time • Clearing by writing “0” to the Timer 1 interrupt request bit. • Clearing by accepting the Timer 1 interrupt request when the Timer 1 interrupt enable bit is “1.” A : Incorrect count period |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |