поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HD6432351 датащи(PDF) 117 Page - Renesas Technology Corp

номер детали HD6432351
подробное описание детали  16-Bit Single-Chip Microcomputer
PDF  1025 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432351 датащи(HTML) 117 Page - Renesas Technology Corp

Back Button HD6432351 Datasheet HTML 113Page - Renesas Technology Corp HD6432351 Datasheet HTML 114Page - Renesas Technology Corp HD6432351 Datasheet HTML 115Page - Renesas Technology Corp HD6432351 Datasheet HTML 116Page - Renesas Technology Corp HD6432351 Datasheet HTML 117Page - Renesas Technology Corp HD6432351 Datasheet HTML 118Page - Renesas Technology Corp HD6432351 Datasheet HTML 119Page - Renesas Technology Corp HD6432351 Datasheet HTML 120Page - Renesas Technology Corp HD6432351 Datasheet HTML 121Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 1025 page
background image
Section 4 Exception Handling
Rev. 3.00 Sep 15, 2006 page 83 of 988
REJ09B0330-0300
4.2.3
Reset Sequence
The H8S/2350 Group enters the reset state when the
RES pin goes low.
To ensure that the H8S/2350 Group is reset, hold the
RES pin low for at least 20 ms at power-up.
To reset the H8S/2350 Group during operation, hold the
RES pin low for at least 20 states.
When the
RES pin goes high after being held low for the necessary time, the H8S/2350 Group
starts reset exception handling as follows:
1. The internal state of the CPU and the registers of the on-chip supporting modules are
initialized, the T bit is cleared to 0 in EXR, and the I bit is set to 1 in EXR and CCR.
2. The reset exception handling vector address is read and transferred to the PC, and program
execution starts from the address indicated by the PC.
Figures 4.2 and 4.3 show examples of the reset sequence.
Internal
address bus
Internal read
signal
Internal write
signal
Internal data
bus
(1)
(3)
Vector
fetch
Internal
processing
Prefetch of first program
instruction
High
(1) Reset exception handling vector address ((1) = H'0000)
(2) Start address (contents of reset exception handling vector address)
(3) Start address ((3) = (2))
(4) First program instruction
(2)
(4)
φ
RES
Figure 4.2 Reset Sequence (Modes 2 and 3)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com