поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M16C/29 датащи(PDF) 202 Page - Renesas Technology Corp

номер детали M16C/29
подробное описание детали  RENESAS MCU M16C FAMILY / M16C/Tiny SERIES
PDF  499 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/29 датащи(HTML) 202 Page - Renesas Technology Corp

Back Button M16C/29 Datasheet HTML 198Page - Renesas Technology Corp M16C/29 Datasheet HTML 199Page - Renesas Technology Corp M16C/29 Datasheet HTML 200Page - Renesas Technology Corp M16C/29 Datasheet HTML 201Page - Renesas Technology Corp M16C/29 Datasheet HTML 202Page - Renesas Technology Corp M16C/29 Datasheet HTML 203Page - Renesas Technology Corp M16C/29 Datasheet HTML 204Page - Renesas Technology Corp M16C/29 Datasheet HTML 205Page - Renesas Technology Corp M16C/29 Datasheet HTML 206Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 202 / 499 page
background image
14.Serial I/O
p
u
o
r
G
9
2
/
C
6
1
M
page 178
8
5
4
f
o
7
0
0
2
,
0
3
.r
a
M
2
1
.
1
.
v
e
R
2
1
1
0
-
1
0
1
0
B
9
0
J
E
R
UART2 Special Mode Register 2
Symbol
Address
After Reset
U2SMR2
037616
X00000002
b7 b6 b5 b4 b3 b2 b1 b0
Bit Name
Bit
Symbol
RW
Function
STAC
SWC2
SDHI
I C bus mode select bit 2
SCL2 wait output bit
0 : Disabled
1 : Enabled
SDA2 output stop bit
UART initialization bit
Clock-synchronous bit
Refer to Table 14.13
0 : Disabled
1 : Enabled
IICM2
CSC
SWC
ALS
0 : Disabled
1 : Enabled
SDA2 output disable bit
SCL2 wait output bit 2
0: Enabled
1: Disabled (high impedance)
0 : Disabled
1 : Enabled
0: Transfer clock
1: “L” output
2
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined
RW
RW
RW
RW
RW
RW
RW
(b7)
UART2 Special Mode Register
Symbol
Address
After Reset
U2SMR
037716
X00000002
b7 b6 b5 b4 b3 b2 b1 b0
Bit Name
Bit
Symbol
Function
ABSCS
ACSE
SSS
Bus busy flag
0 : STOP condition detected
1 : START condition detected (busy)
Bus collision detect
sampling clock select bit
Arbitration lost detecting
flag control bit
0 : Update per bit
1 : Update per byte
IICM
ABC
BBS
0 : Not synchronized to RxD2
1 : Synchronized to RxD2(2)
Set to 0
Transmit start condition
select bit
0 : Rising edge of transfer clock
1 : Underflow signal of timer A0
Auto clear function
select bit of transmit
enable bit
0 : No auto clear function
1 : Auto clear at occurrence of bus collision
NOTES:
1: The BBS bit is set to 0 by writing 0 by program. (Writing 1 has no effect).
2: When a transfer begins, the SSS bit is set to 0 (Not synchronized to RxD2).
(1)
Nothing is assigned. If necessary, set to 0. When read, the content is undefined
RW
RW
RW
RW
RW
RW
RW
RW
(b7)
0
(b3)
Reserved bit
0 : Other than I2C bus mode
1 : I2C bus mode
I2C bus mode select bit
Figure 14.8 U2SMR and U2SMR2 Registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com