MSC7119 datasheet(56/60 Pages) FREESCALE

56 / 60 page

MSC7119 Data Sheet, Rev. 8

Hardware Design Considerations

Freescale Semiconductor

3.5.3

General Routing

The general routing considerations for the DDR are as follows:

•

All DDR signals must be routed next to a solid reference:

— For data, next to solid ground planes.

— For address/command, power planes if necessary.

•

All DDR signals must be impedance controlled. This is system dependent, but typical values are 50–60 ohm.

•

Minimize other cross-talk opportunities. As possible, maintain at least a four times the trace width spacing between all

DDR signals to non-DDR signals.

•

Keep the number of vias to a minimum to eliminate additional stubs and capacitance.

•

Signal group routing priorities are as follows:

— DDR clocks.

— Route MVTT/MVREF.

— Data group.

— Command/address.

•

Minimize data bit jitter by trace matching.

3.5.4

Routing Clock Distribution

The DDR clock distribution considerations are as follows:

•

DDR controller supports six clock pairs:

— 2 DIMM modules.

— Up to 36 discrete chips.

•

For route traces as for any other differential signals:

— Maintain proper difference pair spacing.

— Match pair traces within 25 mm.

•

Match all clock traces to within 100 mm.

•

Keep all clocks equally loaded in the system.

•

Route clocks on inner critical layers.

3.5.5

Data Routing

The DDR data routing considerations are as follows:

•

Route each data group (8-bits data + DQS + DM) on the same layer. Avoid switching layers within a byte group.

•

Take care to match trace lengths, which is extremely important.

•

To make trace matching easier, let adjacent groups be routed on alternate critical layers.

•

Pin swap bits within a byte group to facilitate routing (discrete case).

•

Tight trace matching is recommended within the DDR data group. Keep each 8-bit datum and its DM signal within ±

25 mm of its respective strobe.

•

Minimize lengths across the entire DDR channel:

— Between all groups maintain a delta of no more than 500 mm.

— Allows greater flexibility in the design for readjustments as needed.

•

DDR data group separation:

— If stack-up allows, keep DDR data groups away from the address and control nets.

— Route address and control on separate critical layers.

— If resistor networks (RNs) are used, attempt to keep data and command lines in separate packages.

MSC7119 датащи(PDF) 56 Page - Freescale Semiconductor, Inc

MSC7119 датащи(HTML) 56 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

датащи скачать

ссылки URL