| поискавой системы для электроныых деталей |
|
MSC7119 датащи(PDF) 37 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MSC7119 датащи(HTML) 37 Page - Freescale Semiconductor, Inc |
|
37 / 60 page ![]() MSC7119 Data Sheet, Rev. 8 Freescale Semiconductor 37 2.5.9 UART Timing 2.5.10 EE Timing Figure 24 shows the signal behavior of the EE pin. Table 27. UART Timing No. Characteristics Expression Min Max Unit — Internal bus clock (APBCLK) FCORE/2 — 150 MHz — Internal bus clock period (1/APBCLK) TAPBCLK 6.67 — ns 400 URXD and UTXD inputs high/low duration 16 × TAPBCLK 106.67 — ns 401 URXD and UTXD inputs rise/fall time — 5 ns 402 UTXD output rise/fall time — 5 ns Figure 21. UART Input Timing Figure 22. UART Output Timing Table 28. EE0 Timing Number Characteristics Type Min 65 EE0 input to the core Asynchronous 4 core clock periods 66 EE0 output from the core Synchronous to core clock 1 core clock period Notes: 1. The core clock is the SC1400 core clock. The ratio between the core clock and CLKOUT is configured during power-on-reset. 2. Configure the direction of the EE pin in the EE_CTRL register (see the SC140/SC1400 Core Reference Manual for details. 3. Refer to Table 1-11 on page 1-16 for details on EE pin functionality. Figure 23. EE Pin Timing UTXD, URXD 400 inputs 400 401 401 UTXD Output 402 402 EE0 In 65 EE0 Out 66 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |