поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MSC7119 датащи(PDF) 38 Page - Freescale Semiconductor, Inc

номер детали MSC7119
подробное описание детали  Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC7119 датащи(HTML) 38 Page - Freescale Semiconductor, Inc

Back Button MSC7119 Datasheet HTML 34Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 35Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 36Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 37Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 38Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 39Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 40Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 41Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 42Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 60 page
background image
MSC7119 Data Sheet, Rev. 8
Freescale Semiconductor
38
2.5.11
Event Timing
Figure 24 shows the signal behavior of the EVNT pins.
2.5.12
GPIO Timing
Figure 25 shows the signal behavior of the GPI/GPO pins.
Table 29. EVNT Signal Timing
Number
Characteristics
Type
Min
67
EVNT as input
Asynchronous
1.5
× APBCLK periods
68
EVNT as output
Synchronous to core clock
1 APBCLK period
Notes:
1.
Refer to Table 27 for a definition of the APBCLK period.
2.
Direction of the EVNT signal is configured through the GPIO and Event port registers.
3.
Refer to the signal chapter in the MSC711x Reference Manual for details on EVNT pin functionality.
Figure 24. EVNT Pin Timing
Table 30. GPIO Signal Timing1,2,3
Number
Characteristics
Type
Min
601
GPI4.5
Asynchronous
1.5
× APBCLK periods
602
GPO5
Synchronous to core clock
1 APBCLK period
603
Port A edge-sensitive interrupt
Asynchronous
1.5
× APBCLK periods
604
Port A level-sensitive interrupt
Asynchronous
3
× APBCLK periods6
Notes:
1.
Refer to Table 27 for a definition of the APBCLK period.
2.
Direction of the GPIO signal is configured through the GPIO port registers.
3.
Refer to Section 1.5 for details on GPIO pin functionality.
4.
GPI data is synchronized to the APBCLK internally and the minimum listed is the capability of the hardware to capture data
into a register when the GPADR is read. The specification is not tested due to the asynchronous nature of the input and
dependence on the state of the DSP core. It is guaranteed by design.
5.
The output signals cannot toggle faster than 75 MHz.
6.
Level-sensitive interrupts should be held low until the system determines (via the service routine) that the interrupt is
acknowledged.
Figure 25. GPI/GPO Pin Timing
EVNT in
67
EVNT out
68
GPI
601
GPO
602



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com