поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MSC7119 датащи(PDF) 26 Page - Freescale Semiconductor, Inc

номер детали MSC7119
подробное описание детали  Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MSC7119 датащи(HTML) 26 Page - Freescale Semiconductor, Inc

Back Button MSC7119 Datasheet HTML 22Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 23Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 24Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 25Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 26Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 27Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 28Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 29Page - Freescale Semiconductor, Inc MSC7119 Datasheet HTML 30Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 60 page
background image
MSC7119 Data Sheet, Rev. 8
Electrical Characteristics
Freescale Semiconductor
26
2.5.4
DDR DRAM Controller Timing
This section provides the AC electrical characteristics for the DDR DRAM interface.
2.5.4.1
DDR DRAM Input AC Timing Specifications
Table 17 provides the input AC timing specifications for the DDR DRAM interface.
2.5.4.2
DDR DRAM Output AC Timing Specifications
Table 18 and Table 19 list the output AC timing specifications and measurement conditions for the DDR DRAM
interface.
Table 17. DDR DRAM Input AC Timing
No.
Parameter
Symbol
Min
Max
Unit
AC input low voltage
VIL
—VREF – 0.31
V
AC input high voltage
VIH
VREF + 0.31
VDDM + 0.3
V
201
Maximum Dn input setup skew relative to DQSn input
900
ps
202
Maximum Dn input hold skew relative to DQSn input
900
ps
Notes:
1.
Maximum possible skew between a data strobe (DQSn) and any corresponding bit of data (D[8n + {0...7}] if 0
≤ n ≤ 7).
2.
See Table 18 for tCK value.
3.
Dn should be driven at the same time as DQSn. This is necessary because the DQSn centering on the DQn data tenure is
done internally.
Figure 5. DDR DRAM Input Timing Diagram
Table 18. DDR DRAM Output AC Timing
No.
Parameter
Symbol
Min
Max
Unit
200
CK cycle time, (CK/CK crossing)1
• 100 MHz (DDR200)
• 150 MHz (DDR300)
tCK
10
6.67
ns
ns
204
An/RAS/CAS/WE/CKE output setup with respect to CK
tDDKHAS
0.5
× tCK – 1000
ps
205
An/RAS/CAS/WE/CKE output hold with respect to CK
tDDKHAX
0.5
× tCK – 1000
ps
206
CSn output setup with respect to CK
tDDKHCS
0.5
× tCK – 1000
ps
207
CSn output hold with respect to CK
tDDKHCX
0.5
× tCK – 1000
ps
208
CK to DQSn2
tDDKHMH
–600
600
ps
Dn
DQSn
D1
D0
201
202
202
201
Note: DQS centering is done internally.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com