 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
ST72411R датащи(PDF) 60 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72411R датащи(HTML) 60 Page - STMicroelectronics |
|
|
60 / 71 page  ST72411R 60/71 7.3 SUPPLY, RESET AND CLOCK CHARACTERISTICS (T = 0 to +70oC, VDD -VSS = 6 V unless otherwise specified. Note *: the Vhys hysteresis is constant. 7.4 TIMING CHARACTERISTICS (Operating conditions T A = 0 to +70°C unless otherwise specified) * ∆t INST is the number of tCPU to finish the current instruction execution. LOW VOLTAG E DETECTOR AND SUPERVISOR (LVDS) Symbol Parameter Conditions Min Typ Max Unit VIT+ Reset release threshold (VDD rising) 3.7 V VIT- Reset generation threshold (VDD falling) 3.2 V Vhys Hysteresis VIT+ -VIT- 500* mV RESET SEQUENCE MANAGER (RSM) Symbol Parameter Conditions Min Typ Max Unit RON Reset weak pull-up resistance VIN >VIH VIN <VIL 20 60 40 120 80 240 k Ω tPULSE External RESET pin Pulse time 20 µs Symbol Parameter Conditi ons Min Typ Max Unit tINST Instruction time 2 12 tCPU tIRT Interrupt reaction time tIRT = ∆tINST + 10* 10 22 tCPU |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
