| поискавой системы для электроныых деталей |
|
ST72411R датащи(PDF) 20 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72411R датащи(HTML) 20 Page - STMicroelectronics |
|
20 / 71 page ![]() ST72411R 20/71 RESET MANAGER (Cont’d) ,QW HUQDO/RZ 9 RO W DJ H ’ HW HFW LRQ 5 ( 6 ( 7 Two different RESET sequences caused by the in- ternal LVD circuitry can be distinguished: - LVD Power-On RESET - Voltage Drop RESET In the second sequence, a “delay” phase is used to keep the device in RESET state until VDD rises up to VIT+ (see Figure 14). Important: if OSC_SEL pin is HIGH (external clock selected), the LVD Power-On and the Volt- age Drop features are disabled during the first 260 clock cycles (fCPU) after reset. This means that an external reset circuitry must be provided to reset the microcontroller. Figure 14. LVD RESET Sequences when the OSC_SEL pin is tied to GND 5( 6 ( 7 581 INTERNAL RESET 4096 CLOCK CYCLES FETCH VECTOR 32 : ( 5 RESET PIN EXTERNAL RESET SOURCE 5( 6 ( 7 581 INTERNAL RESET 4096 CLOCK CYCLES FETCH VECTOR 58 1 RESET PIN EXTERNAL RESET SOURCE 9 ’’ VDDnominal DELAY VIT+ VIT- 9 ’’ VDDnominal VIT+ / 9 ’ 3 2 : ( 5 2 1 5 ( 6 ( 7 9 2 / 7 $ * ( ’ 5 2 3 5 ( 6 ( 7 2)) 7KH2 6 &B6 ( / SLQ LV W LHG W R 9 66 LQW HUQDOFORFN VHO HFW HG / 9 ’ 6 DO ZD\V DFW LYDW HG 7KH2 6 &B6( / SLQ LV W LHG W R * 1 ’ LQW HUQDOFORFNVHO HFW HG / 9 ’ 6 DO ZD\ V DFW LYDW HG |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |